Systems-on-Chip Design
COE838 / EE8221
B.Eng. 4th Year, MASc/MEng/PhD
Lecture: DCC204       Lab: ENG412
Gul N. Khan

  Electrical, Computer and Biomedical Engineering
COE838 / EE8221: Systems on Chip Design


 Course Outline

 Lecture Notes


 Support Material

 Problem Sets

 Sample-Mid-term Exam

 Sample-Final Exam


Copyright statement: The following material is presented to ensure timely dissemination of scholarly and technical work. Copyright and
all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to
the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the
 copyright holder. 
 Copyright notice for the IEEE, ARM, Altera and Motorola related materials posted in this website: Personal use of these materials is for the
 students of COE838 course. However, permission to reprint/republish these materials for advertising or promotional purposes or for
 creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other
 works, must be obtained from the IEEE, ARM, Xilinx, Altera and Motorola.

                          Labs and Project
    Please note:-  There is a 5% per day penalty for late submission of the labs and project.

 Lab1, Lab2a and Lab2b are based on SystemC. There are two ways to use SystemC.

  * SystemC available in ENG412 lab.
  * Setup your own SystemC on a Windows-10 based System as described next.

     SystemC Setup Guide on Windows-10 System with Cygwin64, SystemC 2.3.3.
     All the required  files for SystemC setup and SystemC and Other Labs are available at D2L

  1. Lab1 : SystemC Tutorial   (3% Marks) 

                                 SystemC on-line Training and Tutorial

  2. Lab2a : Accelerator based SoC Design using SystemC    (4% Marks)

  3. Lab2b : JPEG Encoder/Decoder SoC Design using SystemC    (4% Marks)

  4. Lab3: DE1-SoC Tutorial       (4% Marks)

      SoC-Labs-3-4-and-Project Support Slides

  5. Lab4: IP Core Interfacing to HPC/FPGA SOC Platform      (5% Marks)
HPC/FPGA Interconnect Details

      Lab-4 and SoC-Project Multiplier/MD5 Interface Details

  6.  SoC Project  or NoC Design using SystemC Project (10% Marks)

  7. Supporting Documents
      Quartus II Tutorial
      DE1-SoC Board User Manual

Project Details

  1. SoC Project - Design and Implementation of an SoC
   For SoC design project see details at

2. NoC: Network-on-Chip Project - NoC Design and Simulation using SystemC
   For NoC design project see details at

 Individual students should choose one of the above projects

  Project Summary

Project summary is more like a subjective summary of the project that can be two paragraphs a student may submit. It does not require any big thinking for writing it. Students can read the posted project as given below and extract 1-2 paragraphs of their own to describe the specification of the project and how to prototype.

  Project Selection 

Select title of the project in week 5 or 6.
  Project Design, Implementation and Submission Details 
  • Each project combines three separate components: a written component, a demonstration/presentation component and an oral component.
  • All the projects are individual but depending on the extended project selection, and with the consent of the instructor two students can be allowed to undertake a complex project.
  • Projects will be evaluated according to the marks (out of 100) as per following schedule.
  Project marks will be awarded out of 100 marks as per following schedule 
        Summary of Project (1 page). Week 6. 5% Marks 
        Demo of project progress. Week-10 lab session. 10% Marks 
        Interim project report (4-6 typed pages). Week-10. 15% Marks 
        Final demonstration, oral and presentation. Weeks-11 and 12 lab sessions. 30% Marks 
        Final project report. Week 12/13. 40% Marks 
  Project Report Format 

    Final report of the project should be of 12-15 pages with the following IEEE like format. 
       1. The report must be typed and have some Figures and/or drawings of your own. 
       2. Avoid Cut and paste of Figures from other papers or manuals. 
       3. A suitable Font (Bookman, Courier, Times New Roman) of size 11 or 11.5 points. 
       4. Single line spacing. 
       5. Pages of letter size with 1.0" top, bottom, left and right margins. 
       6. The report must have the following sections: 
           Introduction, Past Work or Review, Methodology, Design, Experimental Results, 
           Conclusions, References. You can always have some more sections such as Appendix, Code, etc.

Generally, course project is to be carried out individually. Students must provide the detailed specification of the project and other information as part of the project summary. Students can propose their own project or select a project in the general areas of Hardware-Software Co-design of an SoC. Some typical projects are given below. Students need to develop a formal project specification before its design and prototype implementation.

  Some typical Student Proposed Extended Projects can be one of the following.  

1. Study of an MP3 audio compression or MPEG-2 video encoder and propose an SoC solution for it. Then model and implement your solution using SystemC.
2. Study of MPEG video file format and development of an MPEG decoder using A9 and some additional hardware using Cyclone-V FPGA.
3. Study of MP3 audio decoding and propose a SoC solution for an MP3 player. Then implement your SoC solution on DE1-SoC FPGA board.
4. Model and implement a suitable SoC design for a standard JPEG file encoder and decoder covering color images. Cyclone V FPGA based DE1-SoC board can be used as platform for implementation.
5. Design and implement an SoPC suitable for a proposed (by the student)  SoC embedded application. The SoC consist of one or more CPU cores, accelerator, memory, serial interface, parallel interface, etc.
7. Configure a typical SoC embedded system on the DE1-SoC board to implementing a real-time application.

   Please Note:

1. There is 5% per day penalty for late submission of the labs and project reports.
2. All of the required written reports including labs and projects will be assessed not only on their technical or academic merit, but also on the communication skills of the author as exhibited through these reports.