



HPS/FPGA Interconnection


Lab 3 and 4, Project manual DE1-SoC Datasheets [online] Flynn and Luk book – Chapter 3




 Open Quartus, include top level files which represent your SoC system




t Navigator		ER D D' D De DI I Z 22 II er i 1				DS-5
ydone VI SCSEMASF LED_HEX_FPGA	P31C6 6	Systems-on-Chip Design				DE1.tcl QSys QSys Provide IP
LED JEX JANKA	7 use leve.s	ee; td_logic_1164.ell; umeric_std.ell;				.vhdl
	9 10 EENTITY LED 11 E PORT (0	LOCK SO. HDS DODS BTO HDS ENET DY CLE.	HPS_ENET_RX_DV : IN STD_LOGIC:			X.
	13 HF	S DDR3 CS N I OUT I				.sof
	16 25	S DDR3 CK P, HPS DDR3 CK N, HPS DDR3 CF S USB DIR, HPS USB NXT, HPS USB CLKOUT S EMET BX DATA	I IN STD LOGIC;			
	19 HI 20 HI	S_SD_DATA, HPS_DDR3_DQS_N, HPS_DDR3_DQS S_ENET_MDIO : INOUT 5_USB_DATA : INOUT 51	S_P : INOUT STD_LOGIC_VECTOR(T STD_LOGIC; TD LOGIC VECTOR(7 DOWNTO 0);	3 DOWNTO 0) :		
	21 81	S DDR3 DQ I INOUT ST	TD_LOGIC_VECTOR (31 DOMNTO 0) /	1		Toto B SD SD SD SD
Herarchy 📄 🛱		SIGNET TX_DATA, HFS_DDR3_DM S_DDR3_ODT, HFS_DDR3_RAS_N, HFS_DDR3_RB S_DDR3_CAS_N, HFS_DDR3_NE_N S_ENET_MDC, HFS_DDR3_NE_N				Quartus Programmier FPGA HPS Plug in
Complation	Customize 27 Li 28 Hi	DR I OUT STD_LOG KO, HEX1, HEX2, HEX3, HEX4, HEX5 S USB STP, HPS SD CLR, HPS ENET GTX CLP	BIC_VECTOR(S DOWNTO 0); BUFFER STD LOGIC_VECTOR(6 DOWNTO 0); K ; OUT STD_LOGIC);	NTO 0) (
	Design 30 LED_HE 31 31 BARCHITECTO	K_FPGA; RE Behaviour OF LED_HEX_FPGA IS				
 Fitter Assert 	er (Place & Route) 33 embler (Generate programming files) 35 35	ntiste the soc_systtem component here				
Þ 🕨 EDA N	Netist Writer 27 38	LS instantiated here				
	40 41port	map soc_system here				
	42					
	43 End Behavi	DAE1				
V 🖸 🛆 🛦	44 e m	our;				 Use Osvs to
	= = = = = = = = = = = = = = = = = = =	nect Requirements 83 Device Family	y 😫		- d' C	 Use Qsys to
System Contr	Address Map 🙁 Intercon	nect Requirements 23 Device Family Description	•	Clock Base		
System Contr	nnectons Name	Pescripton Clock Source Clock Input	Export (Dock Base		
System Contr	tents & Address Map & Intercon	Description	Export (exported		integrate an
System Contr	Address Map 🙁 Intercon	Description Clock Source Clock Cuput Reset Input Clock Cuput Reset Uput Reset Uput	Export C clk e reset Double-click to export Double-click to export	exported		integrate an
System Contr	Address Map & Intercon nectons Name ck_in_reset ck_reset ck_reset hps_0 memory	Conduct	Export C Clk reset Double-click to export stem memory	exported		integrate an
System Contr	Address Map & Intercon nections Name C C C C C C C C C C C C C C C C C C C	Description Description Clock Source Clock Input Reset Input Clock Output Reset Output Arria V(Cyclone V Hard Processor Sy Conduit Conduit Reset Output	Export (Clk reset Double-click to export stem memory hps_lo hps_0.h2f_reset	xported k_0		integrate an HPS, IPs, and
System Contr	Address Map & Intercon mections Name Cdk_n cdk_n cdk_reset cd	Description Clock Source Clock Input Clock Output Arria V/Cydone V Hard Processor Sy Conduit Reset Output Arria V/Cydone V Hard Processor Sy Conduit Reset Output AXI Master	Export (Clk export d Double-click to export d Double-click to export d boulde-click to export d boulde-click to export d Double-click to export d	Ik_0 127_axi_cto		integrate an HPS, IPs, and
System Contr	Address Map Address Map Intercon Address Map Address Map Intercon Address Map Address	Conduit C	Export C Export C clk export C Double-click to export d Double-click to export C hps_io hps_0_hfreset Double-click to export C Double-click to export C Double-click to export C	k_0 k_1 k_0 k_0		integrate an HPS, IPs, and
System Contr	Address Map & Intercon mections Name Cdk_in_reset cdk_reset Cdk_in_reset cdk_reset Cdk_in_reset cdk_reset Dp_0 memory hps_io h2f_reset h2f_axi_dock f2h_axi_slave h2f_axi_slave h2f_axi_slave	Conduit Conduit Conduit Code Input Conduit Code Input Conduit Conduit	Export (Clk reset Double-click to export d Double-click to export d Double-click to export d Double-click to export (Double-click to export (Click to export (Double-click to export (Click to	Ik_0 Ik_0 27_sol_cto Ik_0		integrate an HPS, IPs, and their respective
System Contr	Address Map & Intercon mections Name ck_in ck_in ck_reset bps_0 h2f_reset h2f_axi_dock h2f_axi_dock h2f_axi_dock h2f_w_axi_dock h2f	Concerning the second sec	Export (Chk export Double-click to export bruble-click to export bruble-click to export Double-click to export	bxported k_0 127_gasi_c6 1k_0 1k_0 1k_0 1k_0	End	integrate an HPS, IPs, and their respective
System Control	Address Map Address Map Intercon Address Map Address Map Intercon Address Map Address	Conduit	Export C Export C clk e reset Double-click to export Double-click to export Double-clic	xported k_0 k_0 k_0 k_0 k_0 k_1 k_0 c2f_sxi_cdo k_0 c2f_sxi_cdo k_0 c2f_sxi_cdo k_0 c2f_sxi_cdo k_0 c3f_sxi_cdo k_0 </td <td></td> <td>integrate an HPS, IPs, and</td>		integrate an HPS, IPs, and
System Control Use Control Internet Cont	Address Map Address Map Intercon Address Map Address M		Export C Export C clk e reset Double-click to export d Double-click to export d hps_io hps_0.h3f_reset Double-click to export C Double-click to export C Double-click to export C Double-click to export [Double-click to export [Bouble-click	xported k_0 kk_0 k_0 22f_gasi_cto k_0 24f_gasi_cto k_0 24f_gasi_cto k_0	End	integrate an HPS, IPs, and their respective connections to
System Control	Address Map & Intercon mections Name ck_in_reset ch_in_reset ck_in_reset ch_in	Conduit Clock Input Conduit Clock Input Conduit Clock Input Conduit Conduit Clock Input Conduit Clock Input Clock C	Export Clk compared to the second sec	xported k_0 k_0 k_0 27_sol_clc k_0 27_sol_clc k_0 27_sol_clc k_0 26_sol_clc k_0 16_cl_sink] 0x0000_0000 ik_0 iii idod_sink] iii ik_0 iii	End	integrate an HPS, IPs, and their respective connections to
System Control Use Control Internet Cont	Address Map & Intercon mections Name ck_in_reset ch_in_reset ck_in_reset ch_in_reset ck_in_reset ch_in_reset ck_in_reset ch_in	Conduit Conduit Codek Input AXI Master SEG7_JF Avalon Memory Mapped Slave Conduit Conduit Codek Input AXI Master SEG7_JF Avalon Memory Mapped Slave Conduit Conduit Conduit Conduit Codek Input AXI Master SEG7_JF Avalon Memory Mapped Slave Conduit Conduit Conduit Conduit Conduit Conduit SEG7_JF Avalon Memory Mapped Slave Conduit Conduit Conduit Conduit Conduit Conduit Conduit SEG7_JF	Export (Chk export Chk (a export Chamble-click to ex	xxported k_0 k_0 k_0 x2f_sst_do k_0 x2f_sst_do k_0 x2f_w_axt k_0 dock_sink] # 0x0000_0000 kt_0 k_0	End	integrate an HPS, IPs, and their respective
System Control Use Control Internet Cont	Address Map 🙁 Intercon mections Name Ck_in ck_in reset ck ck_reset bps_0 h2f_reset h2f_axi_master f2h_axi_dock h2f_axi_dock		Export C Export C Cilk e reset Double-click to export d Double-click to export d	xxported k_0 k_0 k_0 x2f_sst_do k_0 x2f_sst_do k_0 x2f_w_axt k_0 dock_sink] # 0x0000_0000 kt_0 k_0	End	integrate an HPS, IPs, and their respective connections to
System Control Use Control Internet Cont	Address Map & Intercon mections Name ckin cki		Export (Export (clk reset Double-click to export (Double-click	xxported k_0 k_0 k_0 x2f_sst_do k_0 x2f_sst_do k_0 x2f_w_axt k_0 dock_sink] # 0x0000_0000 kt_0 k_0	End	integrate an HPS, IPs, and their respective connections to



Generate .h files – obtain addresses for components, to be used for memory mapping in C application








DS-5

.C

.Χ.







NIOS II

Shell

QSys


Quartus


h.

IP

DS-5

.C





Memory-Mapped IO

void *virtual_base;
#define LWHPS2FPGA_BASE 0xff200000

volatile uint32_t *h2p_lw_led_addr = NULL;

//open the /dev/mem to access the FPGA space for reading and writing
if((fd = open("/dev/mem", (O_RDWR | O_SYNC))) == -1) {
 printf("ERROR: could not open \"/dev/mem\"...\n");
 return(1);

//map the virtual memory space to virtual_base, that is 2MB in size //(0x00200000), at address LWHPS2FPGA_BASE virtual_base = mmap(NULL, LW_SIZE, (PROT_READ | PROT_WRITE), MAP SHARED, fd, LWHPS2FPGA BASE);

// map the address space for the LED and HEX registers into user space so
//we can interact with them.. virtual_base + the offset of your IP
component


h2p_lw_led_addr= virtual_base + ((uint32_t)(LED_PIO_BASE));

Memory-Mapped IO


volatile uint32 t *h2p lw led addr = NULL;


// map the address space for the LED and HEX registers into user space so
//we can interact with them.. virtual_base + the offset of your IP
component

h2p_lw_led_addr= virtual_base + ((uint32_t)(LED_PIO_BASE));




HPS/FPGA - ARM Cortex-A9






Jource. Altera

Avalon Bus



 Interconnect fabric inside FPGA (Altera) Used to connect masterslaves as required Generates the necessary "busses" using the fabric to make these connections Separates data in from data out Uses multiplexers


Avalon Bus



Follows a protocol

- You have an IP, however it does not necessarily know how to communicate with the FPGA fabric
- Need an Avalon-MM Slave (or Master) for controlling and w/r data
- Components we used in Lab3 were provided with Avalon-MM interfaces

Avalon Bus




Follows a protocol You have an IP, however it does not necessarily


know how to communicate with the FPGA fabric

Use	Connections Name	e	Description	Export	Clock	Base	End	
1		lk_0	Clock Source		[]		1	
	P-	dk_in	Clock Input	clk	exported			Ing
	· ·	dk_in_reset	Reset Input	reset				
		dk	Clock Output		dk_0			
		dk_reset	Reset Output	Double-click to export				
1	E h	ps_0	Arria V/Cyclone V Hard Processor System					
		memory	Conduit	memory				
	<u>∽</u> ⇔	hps_io	Conduit	hps_io				
		h2f_reset	Reset Output	hps_0_h2f_reset				
	\bullet	h2f_axi_dock	Clock Input	Double-click to export	clk_0			
		h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_do			
	\bullet	f2h_axi_clock	Clock Input	Double-click to export	clk_0			
		f2h_axi_slave	AXI Slave	Double-click to export	[f2h_axi_do	al ²		
	♦ → →	h2f_lw_axi_clock	Clock Input	Double-click to export	clk_0			
		h2f lw axi master	AXI Master	Double-click to export	[h2f_lw_axi			
1		EG7_IF_0						
		avalon slave	Avalon Memory Mapped Slave	Double-click to export	[dock_sink]	@ 0x0000 0000	0x0000_001f	
	¢⇔	conduit_end		seg7_if_0_conduit_end		-	-	
	\bullet	dock_sink	Clock Input	Double-click to export	cik 0			
		dock_sink_reset	Reset Input	Double-click to export	[dock_sink]			
1		ed_pio	PIO (Parallel I/O)					
suffici		dk	Clock Input	Double-click to export	clk 0			
		reset		Double-click to export	[dk]			
		s1	Avalon Memory Mapped Slave	Double-click to export	[dk]	= 0x0000 0020	0x0000 002f	

Avalon Bus – Custom IPs



Need to create an Avalon-MM interface for your IP with the Avalon fabric
Can also create a "wrapper" for integrating additional signals, not necessarily provided by your IP



Custom IP in HPS/FPGA

	Turn on the files you wi	sh to generate. A gray checkmark indicates a file that is
mult lock	automatically generated	d, and a green checkmark indicates an optional file. Click Finish d files. The state of each checkbox is maintained in subsequen
ataa[150]		mager sessions. n Manager creates the selected files in the following directory:
result[310]		ppbox\COE838\Lab4\custom_ip - Lab Tutorial\
atab[150] Unsigned multiplication		· · · · <u>-</u> · ·
Ir .	File	Description
ten	✓ mult.vhd	Variation file
	mult.inc	AHDL Include file
	mult.cmp	VHDL component declaration file
	mult.bsf	Quartus II symbol file
	mult_inst.vhd	Instantiation template file
source Usage		Cancel <back next=""> Finish</back>
esource Usage		Cancel Cancel Finish
Isource Usage		Cancel <u>[(<back< u="">] <u>N</u>ext > <u>Fi</u>nish</back<></u>
ISOUICE Usage		Cancel Sack Mext > Finish
source Usage		Cancel Sack Finish
source Usage		Cancel Cancel Einish
isource Usage		Cancel Cancel Enish
source Usage		Cancel Cancel Einish
source Usage		Cancel Cancel Einish
ISOUICE Usage		Cancel
source Usage		Cancel
source Usage		Cancel Sack Next > Finish
source Usage		Cancel Seads Person Finish
source Usage		Cancel Cancel Einish
source Usage		Cancel
source Usage		Cancel

 Use IP Cores in Quartus to generate a custom multiplier (lab4)

 How do we determine when multiplication is complete from HPS side?

WRAPPERS FOR CUSTOM IPS


HPS/FPGA CUSTOM IPS

Let's convert lab2a (multiplier) ->

m0 : mult_unit
PORT MAP(clk => CLOCK_50, reset => mult_input_reset(0), enable => mult_input_start(0), mult_a =>
in1(15 DOWNTO 0), mult_b => in2(15 DOWNTO 0), mult_done => done, mult_result => mult_output_result);

U0 : soc_system PORT MAP(

Conduits drive signals off-chip



Lab4 - Avalon MM Slave I/F

Avalon MM Slave Interface





Table I: Commor	1 Avalon Bu	s Signals	
			1

Name	Width	Direction	Comments
avs_address	<= 64 bits	Input	Address of slave being accessed
avs_read	1 bit	Input	Read operation requested
avs_write	1 bit	Input	Write operation requested
avs_readdata	8, 16, 32 or 64 bits	Output	Data read from slave
avs_writedata	8, 16, 32 or 64 bits	Input	Data to be written to slave
		-	•

Lab4 - Avalon MM Slave I/F

Avalon MM Slave Interface



Common Timing Diagrams

READING & WRITING DATA

Avalon MM Slave Interface



Avalon MM Slave Interface

	Table I: Comm	on Avalon Bus Si	ignais
Name	Width	Direction	Comments
avs_address	<= 64 bits	Input	Address of slave being accessed
avs_read	1 bit	Input	Read operation requested
avs_write	1 bit	Input	Write operation requested
avs_readdata	8, 16, 32 or 64 bits	Output	Data read from slave
avs writedata	8, 16, 32 or 64 bits	Input	Data to be written to slave
ad Waveforms		Write Wavefo	
	8, 10, 32 01 04 0115		Data to be written to slave
ad Waveforms			
		_ Write Wavefo _ clk read	
ad Waveforms		_ Write Wavefo clk read write	brms
ad Waveforms		_ Write Wavefo _ clk read	


Qsys: Create Interfaces


👃 Qsys - soc_system.qsys (C:\Users\Anita Tino\Dropbox\COE838\Lab4\custom_ip - Lab Tutorial Solution\soc_system.qsys)

File Edit System Generate View Tools Help

-1	📑 IP Catalog 🛛 🗕 📑 🗖		Syst	em C	ontents 🛛 Address Map 🖄 Interconn	ect Requirements 🛞 Device Family	2			
		4	Use		Connections Name	Description	Export	Clock	Base	End
1	Project	X	< 🗸		□ clk_0	Clock Source				
	Wew Component		2		⊏– dk_in	Clock Input	clk	exported		
	• mult control	1 · · ·			C→ ck_in_reset	Reset Input	reset			
1	• mult_data	2			dk	Clock Output	Double-click to export	clk_0		
	⊕-System				dk_reset	Reset Output	Double-click to export			
	Library		, ,		⊡ hps_0	Arria V/Cyclone V Hard Processor System	n			
1	Hondry Basic Functions	1				Conduit	memory			
			£		o hps_io	Conduit	hps_io			
	H-Interface Protocols	5	2		- h2f_reset	Reset Output	hps_0_h2f_reset			
21	Memory Interfaces and Controllers	U 4		- I4	→ h2f_axi_clock	Clock Input	Double-click to export	clk_0		
					h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_do		
	Processors and Peripherals			- I4	→ f2h_axi_clock	Clock Input	Double-click to export	clk_0		
					f2h_axi_slave	AXI Slave	Double-click to export	[f2h_axi_do	÷	
1				- I4	→ h2f_lw_axi_dock	Clock Input	Double-click to export	clk_0		
					h2f_lw_axi_master	AXI Master	Double-click to export	[h2f_lw_axi		
			V		mult_control_0	mult_control				
ţ.					s0 s0	Avalon Memory Mapped Slave	Double-click to export	[clock]		0x0000_007f
				- I4	dock	Clock Input		clk_0		
					♦ → reset	Reset Input	Double-click to export	[clock]		
7					mult_control	Conduit	mult_control_0_mult_c	[clock]		
	New] t		V		🗆 mult_data_0	mult_data				
1					s0 s0	Avalon Memory Mapped Slave	Double-click to export	[clock]		0x0000_003f
				_ ∙		Clock Input	Double-click to export			
1	🐛 Hierarchy 🕴 🗕 🗗 🗖				♦ → reset	Reset Input	Double-click to export	[clock]		
1	L 位 soc_system				∽∽ mult_data	Conduit	mult_data_0_mult_data	[clock]		
	∎ ■ ck									
7 H.							Avela	n MM Slave Inter	1000	

Conduits drive signals off-chip






Qsys: Create Interfaces

	dit System Ge	Analyzing Synthesis Files - Component Editor - mult_data_hw.tcl*		×	Search	altera.com		
		File Templates View		•				
	P Catalog	Component Type 🛛 Files 🔅 Parameters 🔅 Signals 🔅 Interfaces 🔅			IP Catalog	₽ <i>₽</i> ×		
	٩	About Files	ck Ba	ise	- Q	× =		
	• • mult_cor Library	Synthesis Files These files describe this component's implementation, and will be created when a Quartus II synthesis model is generated. The parameters and signals found in the top-level module will be used for this component's parameters and signals.	ported					
1	Basic Functio DSP	Output Path Source File Type Attributes			Av	alon-MM System	Ļ	
	Interface Pro Memory Inte	mult_data.vhd VHDL Top-level File				Processor	Ethernet MAC	Custom Logic
	⊕-PLL	+ Analyze Synthesis Files Create Synthesis File from Signals	0			Avalon-MM	Avalon-MM	Avalon-MM
	Processors a Gys Interco	Top-level Module: (Analyze files to select module)	_axi_clo			Master	Master	Master
		Verilog Simulation Files	_0 axi_clo =			Ť	Ť	Ť
		These files will be produce 👃 Analyzing Synthesis Files	0 [w_axi			*	*	*
	New Edit	Output Path					Interconnect	
1	🔒 Hierarchy	Analyzing Synthesis Files Running Quartus II HDL Analysis	ck]	0x000		A		
D	soc_system	+ - Copy from Close	dk]			Î Î	Ţ	- I í I
	e dk ∎ • • • • • • • • • • • • • • • • • • •	VHDL Simulation Files	tk]			Avalon-MM Avalon-MM	Avalon-MM	Avalon-MM Avalon
0		These files will be produced when a VHDL simulation model is generated.				Slave Slave	Slave	Slave Slav
	memory mult_contr	Output Path Source File Type Attributes				Flash SRAM	RAM	UART Cust
	🗈 🖿 reset			۶.		Controller Controller	Controller	Log
	e ck_0 ⊡ 00_ hps_0	+ - Copy from Synthesis Files		60	46 KB	† †	Ť	, † ,
Ē	mult_contr ⊡ ■ dock	Messages 🕮 🗕 🖬 🗖			40 KB			
		To Do: The top-level module is not specified; did you analyze the synthesis files and set the top-level module?	1					
		Warning: mult_data: The QUARTUS_SYNTH fileset must specify the top-level module name.						
	E Connection					1		
				•		Avalon MM Slave Interface		
Erro	rs, 0 Warnings		erate HDL	Finish			Mult_start	\frown
		Help I Prev Next Finish						<u>~</u> ` `
			-	* 1°			Mult_reset	Multiplier

Use Qsys to create the Avalon-MM i/f so that your IP core may communicate through the FPGA fabric to the HPS (i.e. IP – MM I/F – Avalon bus - bridge – axi protocol) and vice versa



Avalon MM Slave Interface

```
IF(reset = '1')THEN
   avs s0 readdata <= (OTHERS => '0');
                                                              entity mult data is
   in1 <= (OTHERS => '0');
                                                                 port (
   in2 <= (OTHERS => '0');
                                                                    avs s0 address : in std logic vector(3 downto 0) := (others => '0'); --
                                                                                    : in std logic
                                                                                                                         := '0':
                                                                    avs s0 read
                                                                                                                         := '0':
                                                                    avs s0 write
                                                                                    : in std logic
ELSIF(rising edge(clk))THEN
                                                                    avs s0 readdata : out std logic vector(31 downto 0);
   IF(avs s0 read = '1')THEN
                                                                    avs s0 writedata : in std logic vector(31 downto 0) := (others =>
       CASE avs s0 address IS
                                                                    clk
                                                                                    : in std logic
                                                                                                                         := '0':
                                                                                  : in std logic
                                                                                                                       := 101:
          WHEN "0000" =>
                                                                    reset
                                                                   mult_in1 : out std_logic_vector(31 downto 0);
mult_in2 : out std_logic_vector(31 downto 0);
             avs s0 readdata <= mult result;
                                                                                                                                              -- mu
          WHEN "0001" =>
                                                                    mult result : in std logic vector(31 downto 0) := (others => '0') -- mul
              avs s0 readdata <= in1;
                                                                 );
                                                              end entity mult data;
          WHEN "0010" =>
              avs s0 readdata <= in2;
                                                                                              Avalon MM Slave Interface
          WHEN OTHERS =>
                                                                                                                            Mult_sta
             avs s0 readdata <= (OTHERS => '0');
       END CASE:
                                                                                                                                      Multiplier
   ELSIF(avs s0 write = '1')THEN
                                                                                           Mult
       CASE avs s0 address IS
          WHEN "0000" =>
                                                                                       HPS/ Software Application
             in1 <= "0000000000000000" & avs s0 writedata(15 DOWNTO 0);
          WHEN "0001" =>
             in2 <= "0000000000000000" & avs s0 writedata(15 DOWNTO 0);
                                                                                                                            Mult dor
          WHEN OTHERS =>
                                                                                                                       FPGA
                                                                                                                              Mult_in1
          END CASE;
                                                                                           Mult
                                                                                           data
                                                                                                                                 Mult in1
                                                                                                                                       Mult_in2
```

On the SW Side...


//initialize the addresses

mult_control = virtual_base + ((uint32_t) (MULT_CONTROL_0_BASE)
mult_data = virtual_base + ((uint32_t) (MULT_DATA_0_BASE));

```
Jvoid copy_output(){
    uint32_t word, op1, op2;
    //wait for done
    printf("waiting for done\n");
    while(!(alt read word(mult control+2) & 0x1));
```

```
printf("conversion done\n");
word = alt_read_word(mult_data+0);
op1 = alt_read_word(mult_data+1);
op2 = alt_read_word(mult_data+2);
printf("0x%08x * 0x%08x = 0x%08x. [Expected] 0x
if(word == (op1*op2)){
    printf("[SUCCESSFUL]\n");
    success++;
```

}else{





```
IF(reset = '1')THEN
    avs_s0_readdata <= (OTHERS => '0');
    in1 <= (OTHERS => '0');
    in2 <= (OTHERS => '0');
```

```
ELSIF(rising_edge(clk))THEN
```


END CASE:

```
IF(avs s0 read = '1')THEN
   CASE avs s0 address IS
     WHEN "0000" =>
         avs s0 readdata <= mult result;
      WHEN "0001" =>
        avs s0 readdata <= in1;
      WHEN "0010" =>
         avs s0 readdata <= in2;
      WHEN OTHERS =>
         avs s0 readdata <= (OTHERS => '0');
   END CASE;
ELSIF(avs s0 write = '1')THEN
  CASE avs s0 address IS
      WHEN "0000" =>
        in1 <= "000000000000000" & avs s0 writedata(15 DOWNTO 0);
      WHEN "0001" =>
        in2 <= "0000000000000000" & avs s0 writedata(15 DOWNTO 0);
      WHEN OTHERS =>
```





HPS – FPGA Bridges



-Modifies data and clock signals to support transportation (protocols, clocking etc) between components

-Connect your slaves to the required bus

-Qsys will make the necessary connections to the bridges for Avalon/AXI compatibility

Source: Altera

Top-Level VHDL: Putting it all together

 ······································							
hps_io_hps_io_emac1_inst_TX_CTL	=>	HPS_ENET_TX_EN,			.hps_	io_emac1_inst_TX_CTL	
hps_io_hps_io_emac1_inst_RX_CLK	=>	HPS_ENET_RX_CLK,			.hps	_io_emac1_inst_RX_CLK	
hps_io_hps_io_emac1_inst_RXD1	=>	HPS_ENET_RX_DATA(1)	,			.hps_io_emac1_inst_R	XD1
hps_io_hps_io_emac1_inst_RXD2	=>	HPS_ENET_RX_DATA(2)	,			.hps_io_emac1_inst_R	XD2
hps_io_hps_io_emac1_inst_RXD3	=>	HPS_ENET_RX_DATA(3)	,			.hps_io_emac1_inst_R	XD3
hps_io_hps_io_sdio_inst_CMD	=>	HPS_SD_CMD,			.hps_	io_sdio_inst_CMD	
hps_io_hps_io_sdio_inst_D0	=>	HPS SD DATA(0),				.hps_io_sdio_inst_D0	
hps_io_hps_io_sdio_inst_D1	=>	HPS_SD_DATA(1),				.hps_io_sdio_inst_D1	
hps_io_hps_io_sdio_inst_CLK	=>	HPS_SD_CLK,			.hps	io_sdio_inst_CLK	
hps_io_hps_io_sdio_inst_D2	=>	HPS SD DATA(2),				.hps_io_sdio_inst_D2	
hps_io_hps_io_sdio_inst_D3	=>	HPS_SD_DATA(3),				.hps_io_sdio_inst_D3	
hps_io_hps_io_usb1_inst_D0	=>	HPS_USB_DATA(0),				.hps_io_usb1_inst_D0	
hps_io_hps_io_usb1_inst_D1	=>	HPS_USB_DATA(1),				.hps_io_usb1_inst_D1	
hps_io_hps_io_usb1_inst_D2	=>	HPS_USB_DATA(2),				.hps_io_usb1_inst_D2	
hps_io_hps_io_usb1_inst_D3	=>	HPS_USB_DATA(3),				.hps_io_usb1_inst_D3	
hps_io_hps_io_usb1_inst_D4	=>	HPS_USB_DATA(4),				.hps_io_usb1_inst_D4	
hps_io_hps_io_usb1_inst_D5	=>	HPS_USB_DATA(5),				.hps_io_usb1_inst_D5	
hps_io_hps_io_usb1_inst_D6	=>	HPS_USB_DATA(6),				.hps_io_usb1_inst_D6	
hps_io_hps_io_usb1_inst_D7	=>	HPS_USB_DATA(7),				.hps_io_usb1_inst_D7	
hps_io_hps_io_usb1_inst_CLK	=>	HPS_USB_CLKOUT,				hps_io_usb1_inst_CLK	
hps_io_hps_io_usb1_inst_STP	=>	HPS_USB_STP,			.hps	io_usb1_inst_STP	
hps_io_hps_io_usb1_inst_DIR	=>	HPS_USB_DIR,			.hps	io_usb1_inst_DIR	
		HPS_USB_NXT,					
hps_0_h2f_reset_reset_n =	=> 1	reset_reset_n,					
mult_data_0_mult_data_m_result				mult_output_0_mult_c		t	
mult_control_0_mult_control_m_done	=>	"00000000000000000000000000000000000000	0000	000000000" & done,	<<<		.done
mult_data_0_mult_data_m_in1	=>	in1, mult	_inp	ut_0_mult_input.in1			
mult_data_0_mult_data_m_in2	=>	in2,		in2			
mult_control_0_mult_control_m_star	c =:	<pre>> mult_input_start,</pre>	-	-	.start		
mult_control_0_mult_control_m_reset	: =:	<pre>> mult_input_reset</pre>	-	-	.res	et	

);

m0 : mult unit

PORT MAP(clk => CLOCK_50, reset => mult_input_reset(0), enable => mult_input_start(0), mult_a => in1(15 DOWNTO 0), mult_b => in2(15 DOWNTO 0),
 mult_done => done, mult_result => mult_output_result);


END Behaviour;

HPS Software: Putting it all together

	0););	FPGA FROM LIN INFS.LIS.FROM FROM IN FROM IN FROM IN SUBJECT AND INFS.LIS.FROM FROM FROM INFS.LIS.FROM FROM INFS.LIS.FROM FROM INFS.LIS.FROM
<pre>if (word == (op1*op2)) { printf("[SUCCESSFUL]\n"); success++; }else{</pre>		CPU A0+32 ETR A0+32 (Tasel) A0+32 SOU SOU SOU CPU0 CPU1 SOU SOU MAC SOU SOU CPU0 CPU1
	 Reset done. Deasserting signal Start successful waiting for done conversion done 0x0000001b * 0x0000001c = 0x000002f4. [Expected] 0x000002f4 [SUCCESSFUL]	Paripheral CMC AS 22 CTG actor CTG actor
	<pre> Reset done. Deasserting signal Start successful waiting for done conversion done 0x0000001c * 0x0000001d = 0x0000032c. [Expected] 0x0000032c [SUCCESSFUL]</pre>	AG-32 ArG-32 ArG-32 L3 Slave Peripheral Switch CMA L4, APB- UMRT Timer (c) UMRT Timer (d) UMRT (d) UMT
	<pre> Reset done. Deasserting signal Start successful waiting for done conversion done 0x0000001d * 0x0000001e = 0x00000366. [Expected] 0x00000366 [SUCCESSFUL]</pre>	
	Reset done. Deasserting signal Start successful waiting for done conversion done 0x0000001e * 0x0000001f = 0x000003a2. [Expected] 0x000003a2 [SUCCESSFUL]	
	Start successful waiting for done conversion done 0x0000001e * 0x0000001f = 0x000003a2. [Expected] 0x000003a2	

Lab4 - Avalon MM Slave I/F

Avalon MM Slave Interface



Lab 4 – Your Assignment

- Create a custom functioned SoC of your choice
 - Obviously, DO NOT use the multiplier as your design
- Points awarded for creativity
- Divide custom IP is obviously not that creative – just doing the opposite!

Project : MD5 Decryption SoC Design

MD5 Algorithm

 \square


//Note: All variables are unsigned 32 bit and wrag break chunk into sixteen 32-bit words M[j], 0 ≤ i ≤ 15 **var** int[64] s, K //s specifies the per-round shift amounts //Initialize hash value for this chunk: s[0..15] := { 7, 12, 17, 22, 7, 12, 17, 22, var int A := a0 var int B := b0 s[16..31] := { 5, 9, 14, 20, 5, 9, 14, 20, 5, **var** int C := c0 var int D := d0 s[32..47] := { 4, 11, 16, 23, 4, 11, 16, 23, 4, s[48..63] := { 6, 10, 15, 21, 6, 10, 15, 21, 6, //Main loop: //K constants for i from 0 to 63 K[0.. 3] := { 0xd76aa478, 0xe8c7b756, 0x242070db, if $0 \le i \le 15$ then K[4.. 7] := { 0xf57c0faf, 0x4787c62a, 0xa8304613, F := (B and C) or ((not B) and D)K[8..11] := { 0x698098d8, 0x8b44f7af, 0xffff5bb1, q := i K[12..15] := { 0x6b901122, 0xfd987193, 0xa679438e, else if $16 \le i \le 31$ K[16..19] := { 0xf61e2562, 0xc040b340, 0x265e5a51, K[20..23] := { 0xd62f105d, 0x02441453, 0xd8a1e681, F := (D and B) or ((not D) and C)K[24..27] := { 0x21e1cde6, 0xc33707d6, 0xf4d50d87, q := (5×i + 1) mod 16 K[28..31] := { 0xa9e3e905, 0xfcefa3f8, 0x676f02d9, else if 32 ≤ i ≤ 47 K[32..35] := { 0xfffa3942, 0x8771f681, 0x6d9d6122, F := B xor C xor D K[36..39] := { 0xa4beea44, 0x4bdecfa9, 0xf6bb4b60, q := (3×i + 5) mod 16 K[40..43] := { 0x289b7ec6, 0xeaa127fa, 0xd4ef3085, else if $48 \le i \le 63$ K[44..47] := { 0xd9d4d039, 0xe6db99e5, 0x1fa27cf8, F := C xor (B or (not D))K[48..51] := { 0xf4292244, 0x432aff97, 0xab9423a7, q := (7×i) mod 16 K[52..55] := { 0x655b59c3, 0x8f0ccc92, 0xffeff47d, K[56..59] := { 0x6fa87e4f, 0xfe2ce6e0, 0xa3014314, dTemp := D K[60..63] := { 0xf7537e82, 0xbd3af235, 0x2ad7d2bb, D := C C := B //Initialize variables: B := B + leftrotate((A + F + K[i] + M[g]), s[i])**var** int a0 := 0x67452301 //A A := dTemp **var** int b0 := 0xefcdab89 //B end for **var** int c0 := 0x98badcfe //c //Add this chunk's hash to result so far: **var** int d0 := 0x10325476 //D a0 := a0 + A b0 := b0 + B c0 := c0 + Cd0 := d0 + Dend for var char digest[16] := a0 append b0 append c0 append d0 //(Output is in little-endian) //leftrotate function definition leftrotate (x, c) return (x << c) binary or (x >> (32-c));

for each 512-bit chunk of message

MD5 Standard Project

Avalon MM Slave Interace

MD5 VHDL Core



MD5 Timing Characteristics

· · · ·	0.0 ns	·····	200.0 ns	300.
Clock				
reset		<u> </u>	<u> </u>	
write			<u> </u>	
writedata [] 🗕			<u>_</u>	
writeaddr [] —			<u></u>	
start		<u> </u>		
done		<u> </u>		
digest [] 🛛 🗕		<u>%</u>	C	X

MD5 Project


- **Analyze** the MD5 Core Obtain a thorough understanding
 - VHDL RTL analysis
 - Test bench => 1 core vs 32 cores
 - Timing properties in ModelSim & lab manual
- Design Avalon MM Interface Design HPS Software Application
 - Generate Messages
 - Send constant data, send message
 - Receive digest when complete
 - Calculate hash time, # of hashes, hash rate, correct answer etc
- Parallel vs Sequential
- Formal report must follow specifications
- Bonus projects = 2-5% bonus on final COE838 grade

Some Bonus Projects ...

DE1-SoC MTL


 Develop an SoC that can be controlled by an Android app running on the DE1-SoC
 – Special report







Some Bonus Projects ...



Parallella – making heterogeneous high performance parallel platforms attainable to general public (16 – 64 cores on a board)

 Create a MM application (i.e video processing, bitcoin etc) for the Parallella, determining statistics and providing comparisons to another platform (i.e. X86)

https://www.youtube.com/watch?v=hFWIC3RF0f8

Some Bonus Projects ... • DE1-SoC – video processing SoC design, inputs a graphic and displays an altered graphic on VGA (or screen) - Picture or video filtering using SoCs • HLS – LegUp vs custom design (or IP) to develop same hardware for an SoC on **DE1-SoC.** Compare various stats of performance, power, area etc

Mini Bonus

 +1-2% on project mark - .c application equivalent which performs MD5 decryption. Use pure HPS vs HPS/FPGA vs x86 (compare stats)
 +2-5% Implement above + Use h2f bus

(64b, 128b) & compare statistics