



Chapter 7


7.1.





7.3.




7.4.




7.5.




7.6.



S	R	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	0



7.8.



```

7.10.  LIBRARY ieee ;
        USE ieee.std_logic_1164.all ;

        ENTITY prob7_10 IS
            PORT ( T, Resetn, Clock : IN    STD_LOGIC ;
                  Q                  : OUT  STD_LOGIC ) ;
        END prob7_10 ;

```

```

        ARCHITECTURE Behavior OF prob7_10 IS
            SIGNAL Qint : STD_LOGIC ;
        BEGIN
            PROCESS ( Resetn, Clock )
            BEGIN
                IF Resetn = '0' THEN
                    Qint <= '0' ;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                    IF T = '1' THEN
                        Qint <= NOT Qint ;
                    ELSE
                        Qint <= Qint ;
                    END IF ;
                END IF ;
            END PROCESS ;
            Q <= Qint ;
        END Behavior ;

```

```


7.11.  LIBRARY ieee ;
        USE ieee.std_logic_1164.all ;

        ENTITY prob7_11 IS
            PORT ( J, K, Resetn, Clock : IN    STD_LOGIC ;
                  Q                    : OUT  STD_LOGIC ) ;
        END prob7_11 ;

        ARCHITECTURE Behavior OF prob7_11 IS
            SIGNAL Qint : STD_LOGIC ;
        BEGIN
            PROCESS ( Resetn, Clock )
            BEGIN
                IF Resetn = '0' THEN
                    Qint <= '0' ;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                    Qint <= ( J AND NOT Qint ) OR ( NOT K AND Qint ) ;
                END IF ;
            END PROCESS ;
            Q <= Qint ;
        END Behavior ;

```

7.15.



The diagram shows a 3-bit up/down counter implemented with three T flip-flops and two 2-to-1 multiplexers. The inputs are $\overline{\text{Up/down}}$ (control signal), a constant '1', and a 'Clock'. The first T flip-flop's T input is '1' and its Q output is Q_0 . The second T flip-flop's T input is Q_0 and its Q output is Q_1 . The third T flip-flop's T input is Q_1 and its Q output is Q_2 . The $\overline{\text{Up/down}}$ signal is connected to the select inputs of the two multiplexers. The first multiplexer has inputs Q_0 (0) and $\overline{Q_0}$ (1), and its output is the T input of the second flip-flop. The second multiplexer has inputs Q_1 (0) and $\overline{Q_1}$ (1), and its output is the T input of the third flip-flop. The clock signal is connected to the clock inputs of all three flip-flops.

```

ARCHITECTURE Behavior OF prob7_21 IS
BEGIN
    PROCESS ( Clock, Resetn )
    BEGIN
        IF Resetn = '0' THEN
            Q <= (OTHERS => '0');
        ELSIF Clock'EVENT AND Clock =
            '1' THEN
            IF L = '1' THEN
                Q <= R ;
            ELSIF U = '1' THEN
                Q <= Q+1 ;
            ELSE
                Q <= Q-1 ;
            END IF ;
        END IF ;
    END PROCESS ;
END Behavior ;

```

```

7.23.  LIBRARY ieee ;
        USE ieee.std_logic-1164.all ;

        ENTITY prob7_23 IS
            PORT ( R           : IN      INTEGER RANGE 0 TO 11 ;
                  Clock, Resetn, L : IN      STD_LOGIC ;
                  Q             : BUFFER INTEGER RANGE 0 TO 11 ) ;
        END prob7_23 ;

        ARCHITECTURE Behavior OF prob7_23 IS
        BEGIN
            PROCESS ( Clock, Resetn )
            BEGIN
                IF Resetn = '0' THEN
                    Q <= 0 ;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                    IF L = '1' THEN
                        Q <= R ;
                    ELSE
                        IF Q = 11 THEN
                            Q <= 0 ;
                        ELSE
                            Q <= Q + 1 ;
                        END IF ;
                    END IF ;
                END IF ;
            END PROCESS ;
        END Behavior ;

```

```



7.26.  LIBRARY ieee ;
        USE ieee.std_logic-1164.all ;

        ENTITY prob7_26 IS
            PORT ( Clock, Resetn : IN      STD_LOGIC ;
                  Q              : BUFFER STD_LOGIC_VECTOR(0 TO 7) ) ;
        END prob7_26 ;

        ARCHITECTURE Behavior OF prob7_26 IS
        BEGIN
            PROCESS ( Clock, Resetn )
            BEGIN
                IF Resetn = '0' THEN
                    Q <= "00000000" ;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                    Q <= (NOT Q(7)) & Q(0 TO 6) ;
                END IF ;
            END PROCESS ;
        END Behavior ;

```

7.35.



7.36.

