SystemC: Co-specification and SoC Modeling

COE838: Systems-on-Chip Design http://www.ecb.torontomu.ca/~courses/coe838/

Dr. Gul N. Khan
http://www.ecb.torontomu.ca/~gnkhan
Elect., Computer & Biomedical Engineering
Toronto Metropolitan University

Overview:

- Hardware-Software Codesign and Co-Specification
- SystemC and Co-specification
- Introduction to SystemC
- A SystemC Primer

Introductory Articles on Hardware-Software Codesign, part of SystemC: From the Ground Up related documents available at the course webpage

Hardware-Software Codesign

Co-design of Embedded Systems consists of the following parts:

Co-Specification

Developing system specification that describes hardware, software modules and relationship between the hardware and software

Co-Synthesis

Automatic and semi-automatic design of hardware and software modules to meet the specification

Co-Simulation and Co-verification
 Simultaneous simulation of hardware and software

HW/SW Co-Specification

- Model the Embedded system functionality from an abstract level.
- No concept of hardware or software yet.
- Common environment SystemC: based on C++.
- Specification is analyzed to generate a task graph representation of the system functionality.

Co-Specification

- A system design language is needed to describe the functionality of both software and hardware.
- The system is first defined without making any assumptions about the implementation.
- A number of ways to define new specification standards grouped in three categories:
- ➤ SystemC an open-source library in C⁺⁺ that provides a modeling platform for systems with hardware and software components.

SystemC for Co-specification

- Open SystemC Initiative (OSCI) 1999 by EDA venders including Synopsys, ARM, CoWare, Fujitsu, etc.
- □ A C++ based modeling environment containing a class library and a standard ANSI C++ compiler.
- □ SystemC provides a C++ based modeling platform for exchange and co-design of system-level intellectual property (SoC-IP) models.
- SystemC is not an extension to C++
 SystemC 1.0 and 2.1, 2.2 and 2.3.3 versions

It has a new C++ class library

SystemC Library Classes

SystemC classes enable the user to

- Define modules and processes
- Add inter-process/module communication through ports and signals.
- Modules/processes can handle a multitude of data types: Ranging from bits to bit-vectors, standard C++ types to user define types like structures
- Modules and processes also introduce timing, concurrency and reactive behavior.
- Using SystemC requires knowledge of C/C++

SystemC 2.0 Language Architecture

Standard Channels for Various MOC's

Kahn Process Networks Static Dataflow, etc.

Methodology-Specific Channels

Master/Slave Library, etc.

Elementary Channels

Signal, Timer, Mutex, Semaphore, Fifo, etc.

Core Language

Modules

Ports

Processes

Interfaces

Channels

Events

Data Types

Logic Type (01XZ)

Logic Vectors

Bits and Bit Vectors

Arbitrary Precision Integers

Fixed Point Integers Integers

C++ Language Standard

SystemC 2.0 Language Architecture

- All of the SystemC builds on C++
- Upper layers are cleanly built on top of the lower layers
- The SystemC core language provides a minimal set of modeling constructs for structural description, concurrency, communication, and synchronization.
- Data types are separate from the core language and userdefined data types are fully supported.
- Commonly used communication mechanisms such as signals and FIFOs can be built on top of the core language.
 The MOCs can also be built on top of the core language.
- If desired, lower layers can be used without needing the upper layers.

SystemC Benefits

SystemC 2.x allows the following tasks to be performed within a single language:

- Complex system specifications can be developed and simulated
- System specifications can be refined to mixed software and hardware implementations
- Hardware implementations can be accurately modeled at all the levels.
- Complex data types can be easily modeled, and a flexible fixedpoint numeric type is supported
- The extensive knowledge, infrastructure and code base built around C and C++ can be leveraged

SystemC for Co-Specification

Multiple abstraction levels:

- SystemC supports untimed models at different levels of abstraction,
 - ranging from high-level functional models to detailed clock cycle accurate RTL models.


Communication protocols:

 SystemC provides multi-level communication semantics that enable you to describe the system I/O protocols at different levels of abstraction.

Waveform tracing:

 SystemC supports tracing of waveforms in VCD, WIF, and ISDB formats.

SystemC Development Environment



SystemC Features

Rich set of data types:

- to support multiple design domains and abstraction levels.
 - The fixed precision data types allow for fast simulation,
 - Arbitrary precision types can be used for computations with large numbers.
 - the fixed-point data types can be used for DSP applications.

Variety of port and signal types:

■ To support modeling at different levels of abstraction, from the functional to the RTL.

Clocks, Events, Time:

- SystemC has the notion of clocks and time (as special signals).
- Multiple clocks, with arbitrary phase relationship, are supported.

Cycle-based simulation:

 SystemC includes an ultra light-weight cycle-based simulation kernel that allows high-speed simulation.

SystemC Data types

- SystemC supports:
 - all C/C++ native types
 - and specific SystemC types
- SystemC types:
 - Types for system modeling/simulation (e.g., events, time, clock, etc.)
 - 2 values ('0','1')
 - 4 values ('0','1','Z','X')
 - Arbitrary size integer (Signed/Unsigned)
 - Fixed point data types

SC_Logic, SC_int types

```
SC_Logic: More general than bool, 4 values:

('0' (false), '1' (true), 'X' (undefined), 'Z' (high-impedance))
```

Assignment like **bool**

```
my_logic = '0';
my_logic = 'Z';
```

Operators like bool but Simulation time bigger than **bool**

Declaration

```
sc_logic my_logic;
```

Fixed precision Integer: Used when arithmetic operations need fixed size arithmetic operands

- INT can be converted in UINT and vice-versa
- 1-64 bits integer in SystemC

```
sc_int<n> -- signed integer with n-bits
sc_uint<n> -- unsigned integer with n-bits
```

Other SystemC types

Bit Vector

```
sc\_bv < n >
```

2-valued vector (0/1)

Not used in arithmetics operations

Faster simulation than sc_lv

Logic Vector

```
sc_lv < n >
```

Vector of the 4-valued sc_logic type

Assignment operator (=)

```
my_vector = "XZ01"
```

Conversion between vector and integer (int or uint)

Assignment between sc_bv and sc_lv

Additional Operators:

Reduction	and_reduction()	or_reduction()	xor_reduction()
Conversion	to_string()		

SystemC Data types

Туре	Description			
sc_logic	Simple bit with 4 values(0/1/X/Z)			
sc_int	Signed Integer from 1-64 bits			
sc_uint	Unsigned Integer from 1-64 bits			
sc_bigint	Arbitrary size signed integer			
sc_biguint	Arbitrary size unsigned integer			
sc_bv	Arbitrary size 2-values vector			
sc_lv	Arbitrary size 4-values vector			
sc_fixed	templated signed fixed point			
sc_ufixed	templated unsigned fixed point			
sc_fix	untemplated signed fixed point			
sc_ufix	untemplated unsigned fixed point			

SystemC types

Operators of fixed precision types

Bitwise	~	&		^	>>	<<	
Arithmetics	+	-	*	/	%		
Assignement	=	+=	-=	*=	/=	%= &= = ^=	=
Equality	==	!=					
Relational	<	<=	>	> =			
Auto-Inc/Dec	++						
Bit selection	[x]		1	<i>e.g.</i> m	nybit =	myint[7]	
Part select	range() e.g. myrang			<i>.g.</i> my	/range	= myint.range(7,4)	
Concatenation	(,)			<i>e.g.</i> ir	ntc = (i	nta, intb);	

Usage of SystemC types

```
sc bit y;
sc bv<8> x;
 y = x[6];
sc bv<16> x;
sc bv<8>y;
 y = x.range(0,7);
sc bv<64> databus;
sc logic result;
  result = databus.or reduce();
sc lv<32> bus2;
  cout << "bus = " << bus2.to string();</pre>
```

Fixed Point Data Types

sc_fixed<WL, IWL>; such as sc_fixed<5, 3>;
Word Length (WL) # of bits to represent the entire fixed-point number.
Integer Word Length (IWL) represents how many bits, out of the Word Length, are used to represent the integer part.

```
sc_ufixed<5, 3> a = 111.11; //a will set to 7.75 sc_fixed<5, 3> a = 011.11; //a will set to 3.75 sc_fixed<5, 3> a = 100.00; //a will set to -4
```

```
sc_fixed, sc_ufixed, sc_fixed_fast and sc_ufixed_fast sc_fix, sc_ufix, sc_fix_fast, and sc_ufix_fast
```

- "fixed" template classes where parameters can be set via variable declaration.
- "fix" are C++ classes & parameters are via their constructors or parameters context.
- "fast" are called limited-precision fixed-point types.

Fixed Point Examples

```
sc fixed<5,3> a fixed = 1.75;
   cout << "a_fixed: " << a_fixed << endl;</pre>
// for "fix" class you can specify via its constructor WL and IWL
   sc_fix a_fix(5, 3); a_fix = 1.75;
   cout << "a_fix: " << a_fix << endl;
// however, for "fix" classes the parameters can be set via a context
   sc fxtype params params(5,4);
   sc fxtype context context(params);
// We do not specify in b_fix constructor anything
// the parameters are taken from the latest created context
   sc fix b fix; b fix = 1.75;
// b_fix is 1.5 because we configured the context with WL = 5 and IWL = 4
   cout << "b fix: " << b fix << endl;
// you can use the constructor to hard code the arguments
   sc fix c fix(5,3);
   c_fix = 1.75; cout << "c_fix: " << c_fix << endl;
```

OUTPUTS

Some Specific Features

- Module: A basic but most important *Class*
 - A hierarchical entity that can have other modules or processes contained in it.
- Ports and Channels:
 - Modules have ports through which they connect to other modules.
 - Single-direction and bidirectional ports.
- Signals:
 - SystemC supports resolved and unresolved signals.
- Processes:
 - used to describe functionality.
 - contained inside modules.

Modules

The basic building block in SystemC to partition a design.

- Modules are similar to "entity" in VHDL
- Modules allow designers to hide internal data representation and algorithms from other modules.

Declaration

- Using the macro SC_MODULESC_MODULE(modulename) {
- Using typical C++ struct or class declaration:

```
struct modulename : sc_module {
```

Elements:

Ports, local signals, local data, other modules, processes, and constructors

sc_module

The basic building block in SystemC to partition the SoC design into hardware components.

- Modules are similar to "entity" in VHDL
- To allow designers to hide internal representation of data, and algorithms from other modules.

Module Declarations:

- Using the macro SC_MODULESC_MODULE(modulename) { }
- Using typical C++ struct or class declaration:struct modulename : sc_module { }

Elements:

Ports, local signals, local data, other modules, processes, and constructors

sc_module (cpu) { };

CPU module class can have inside the class members: alu, registers, and control units.

```
SC_MODULE(cpu) {
 SC_CTOR(cpu) {
   cout << "cpu::constructor()" << endl; // confirming constructor
} };
                                      registers:
                 alu: module
                                       module
                          control: module
```

Module Constructor


Constructor: can use a macro SC_CTOR() where each module has a constructor using the method or thread macros.

SC_METHOD (funct); // Identifies the function or process 'funct' Methods or Threads are called similar to C++ as:

- SC_METHOD process is triggered by events and executes all the statements in it before returning control to the SystemC kernel.
- A Method needs to be made sensitive to some internal or external signals. e.g., sensitive_pos << clock *or* sensitive_neg << clock
- Process and threads get executed automatically in the constructor, even if an event in sensitivity list does not occur. To prevent this un-intentional execution, *dont_initialize()* function is used.

SystemC Module

```
SC_MODULE(module_name) {
// Ports declaration
// Signals declaration
// Module constructor : SC_CTOR
// Process constructors and sensibility list
// SC_METHOD // or (SC_THREAD)
// Sub-Modules creation and port mappings
// Signals initialization
}
```



Signals and Ports

Ports of a module are the external interfaces that pass information to and from a module.

```
sc_inout<data_type> port_name;
```

- Create an input-output port of 'data_type' with name 'port_name'.
- sc_in and sc_out create input and output ports respectively.

Signals are used to connect module ports allowing modules to communicate.

```
sc_signal<data_type> sig_name;
```

- Create a signal of type 'data_type' and name it 'sig_name'.
- hardware module has its own *input* and *output ports* to which these signals are mapped or bound.

```
For example:
```

```
in_tmp = in.read();  //reads the port in to in_tmp
out.write(out_temp);  //writes out_temp to the out port
```

2-to-1 Mux Modules

Module constructor – SC CTOR is Similar to an "architecture" in VHDL SC_MODULE(Mux21) { sc_in< sc_uint<8> > in1; sc_in < sc_uint < 8 > > in 2; sc in< bool > selection; sc out < sc uint < 8 > > out; void MuxImplement(void); SC CTOR(Mux21) { SC_METHOD(MuxImplement); sensitive << selection; sensitive << in1; sensitive << in2;

sc_main()

The top level is a special function called sc main.

- It is in a file named main.cpp or main.c
- sc_main() is called by SystemC and is the entry point for your code.
- The execution of sc_main() until the sc_start() function is called.

```
int sc_main (int argc, char *argv []) {
    // body of function
    sc_start(arg) ;
    return 0 ;
}
```

• sc_start(arg) has an optional argument:
It specifies the number of time units to simulate.
If it is a null argument the simulation will run forever.

Lab1: Flip-Flop Module

```
#include <systemc.h>
SC_MODULE(flipflop) {
  sc in<bool > clk;
  sc_in<bool> enable;
  sc in < sc uint < 3 > > din;
  sc out<sc uint<3>> dout;
  void ff_method();
   SC_CTOR(flipflop) {
    SC_METHOD(ff_method);
  dont_initialize();
    sensitive << clk.pos(); // +ve edge sensitive
```

Lab1: Flip-Flop

```
sc_int<3> data;
void flipflop :: ff_method() {
    //after every rising edge, check if enabled
    cout << "Enable = " << enable.read() <<", output = ";
    if(enable.read() == 1) {
        data = din.read();
        dout.write(din.read()); }
    cout << data.to_string(SC_BIN) << endl;
}</pre>
```

From the **sc_main()** shown earlier, we can identify 3 phases:

Elaboration Phase: everything before the call of sc_start() function. This phase is used to declare modules, clocks, make connections etc.

Simulation Phase: Execution of the sc_start() function

Post-processing Phase: The code after sc_start(). Handle the results of simulation (determine if a test passed or not), close any stimuli files, etc.

Lab1: Flip-Flop Testing

```
#include <systemc.h>
int sc_main(int argc, char* argv[]){
   sc_trace_file *tf; // Create VCD file for tracing
   sc_signal<sc_uint<3>> data_in, data_out; //Declare signals
   sc_signal<bool> en;
   sc_clock clk("clk",10,SC_NS,0.5); //Create a clock signal flipflop
   DUT("flipflop"); //Create Device Under Test (DUT)
   DUT.din(data_in); // Connect/map the ports to testbench signals
   DUT.dout(data_out); DUT.clk(clk);
   DUT.enable(en);
   // Create wave file and trace the signals executing
   tf = sc_create_vcd_trace_file("trace_file");
  tf->set_time_unit(1, SC_NS);
   sc_trace(tf, clk, "clk"); sc_trace(tf, en, "enable");
   sc_trace(tf, data_in, "data_in"); sc_trace(tf, data_out, "data_out");
   cout << "\nExecuting flip flop example... check .vcd produced"<<endl;
```

//start the testbench

Lab1: Flip-Flop Testing --cont.

```
//start the testbench
       en.write(0); //initialize
       data_in.write(0); sc_start(9, SC_NS);
       en.write(1); //enable and input
       data_in.write(7); sc_start(10, SC_NS);
       data_in.write(6); sc_start(10, SC_NS);
       data_in.write(5); sc_start(10, SC_NS);
       en.write(0); //not enabled and input scenario
       data_in.write(6); sc_start(10, SC_NS);
       en.write(1); //enabled
       data_in.write(1); sc_start(10, SC_NS);
       data_in.write(0); sc_start(10, SC_NS);
       sc close vcd trace file(tf);
        return 0;
```

SystemC Counter Module

```
#include "systemc.h"
#define COUNTER
struct counter : sc_module { // the counter module
  sc_inout<int> cnt_val; // the input/output port of int type
  sc_in<book; // Boolean input port for clock
  void counter_fn(); // counter module function
  SC_CTOR( counter ) { // counter constructor
   SC_METHOD( counter_fn ); // declare the counter_fn as method
   dont_initialize(); // don't run it at first execution
   sensitive_pos << clk; // make it sensitive to +ve clock edge
void counter :: counter_fn() {
  cnt.write(cnt.read() + 1);
  cout << "cnt = %d\n" << cnt.read() << endl;
```

BCD Counter Example Main Code

```
void check_for_10 (int *counted);
int sc_main(int argc, char *argv[]) {
  sc_signal<int> counting; // the signal for the counting variable
  sc_clock clock("clock",20, 0.5); // clock period = 20 duty cycle = 50%
  int counted; // internal variable, to store the value in counting signal
  counting.write(0); // reset the counting signal to zero at start
  counter COUNT("counter"); // call counter module
  COUNT.cnt(counting); // map the ports by name
  COUNT.clk(clock); // map the ports by name
  for (unsigned char i = 0; i < 21; i++) {
        counted = counting.read(); // copy the signal onto the variable
         check_for_10(&counted); // call the software block & check for 10
        counting.write(counted); // copy the variable onto the signal
        sc start(20);
                                   // run the clock for one period
  } return 0;
```

SystemC BCD Counter

// software block that check/reset the counter value, part of sc_main
void check_for_10(int *counted) {
 if (*counted == 10) {
 cout << "Max count (10) reached ... Reset count to Zero" <<endl;
 *counted = 0;
}</pre>

Counter Main Code with Tracing


```
int sc_main(int argc, char *argv[]) {
  sc_signal<int> counting; // the signal for the counting variable
  sc_clock clock("clock", 20, 0.5); // clock; time period = 20 duty cycle = 50%
  int counted; // internal variable, to stores the value in counting signal
              // create the trace- file by the name of "counter_tracefile.vcd"
  sc_trace_file *tf = sc_create_vcd_trace_file("counter_tracefile");
             // trace the clock and the counting signals
  sc_trace(tf, clock.signal(), "clock");
  sc_trace(tf, counting, "counting");
  counting.write(0); // reset the counting signal to zero at start
  counter COUNT("counter"); // call counter module. COUNT is just a temp var
  COUNT.cnt(counting); // map the ports by name
  COUNT.clk(clock); // map the ports by name
  for (unsigned char i = 0; i < 21; i++) {
  sc_close_vcd_trace_file(tf); // close the tracefile
return 0;
```

Connecting SystemC sub-modules of a FILTER module

Signals

sc_signal<type > q, s, c;

- Positional Connection
- Named Connection



Named and Positional Connections

```
Sample
SC MODULE(filter) {
                                              S
  // Sub-modules: "components"
                                         dout
                                                       Mult
  sample *s1;
                                      s1
                                                               q
  coeff *c1:
 mult *m1:
                                     Coeff
                                                      b
                                                         m1
  sc signal<sc uint <32> > q,s,c;
   // Constructor : "architecture"
                                        out
                                      c1
                                              c
   SC CTOR(filter) {
   //Sub-modules instantiation/mapping
     s1 = new sample ("s1");
     s1->din(q); // named mapping
     s1->dout(s);
     c1 = new coeff("c1");
     c1->out(c); // named mapping
     m1 = new mult ("m1");
     (*m1) (s, c, q) //positional mapping
```


Communication and Synchronization

- SystemC 2.0 and higher Support:
 - Channel
 - A mechanism for communication and synchronization
 - They implement one or more interfaces

Interface


- Specify a set of access methods to the channel
 But it does not implement those methods
- Event
 - Flexible, low-level synchronization primitive
 - Used to construct other forms of synchronization

Communication and Synchronization




Interfaces

- Interface is purely functional and does not provide the implementation of the methods.
 - Interface only provides the method's signature.
- Interfaces are bound to ports.
 - They define what can be done through a particular port.




Channels

- Channel implements an interface
 It must implement all of its defined methods.
- Channel are used for communication between processes inside of modules and between modules.
- Inside of a module a process may directly access a channel.
- If a channel is connected to a port of a module, the process accesses the channel through the port.



SoC (or a System) in SystemC



Channels

Two types of Channels: Primitive and Hierarchical

- Primitive Channels:
 - They have no visible structure and no processes
 - They cannot directly access other primitive channels.

```
o sc_signal
```

```
o sc_signal_rv
```

```
o sc_fifo
```

- o sc_mutex
- o sc_semaphore
- o sc buffer
- Hierarchical Channels:
 - These are modules themselves,
 - may contain processes, other modules etc.
 - may directly access other hierarchical channels.

Channel Usage

Use Primitive Channels:

- when you need to use the request-update semantics.
- when channels are atomic and cannot reasonably be chopped into smaller pieces.
- when speed is absolutely crucial.
 - ➤ Using primitive channels can often reduce the number of delta cycles.
- when it doesn't make any sense i.e. trying to build a channel out of processes and other channels such as a semaphore or a mutex.

Use Hierarchical Channels:

- when you would want to be able to explore the underlying structure,
- when channels contain processes or ports,
- when channels contain other channels.

Processes: method, thread or cthread

Processes are functions identified to the SystemC kernel and called if a signal of the sensitivity list changes.

- Processes implement the functionality of modules.
- Similar to C++ functions or methods

Three types of Processes: Methods, Threads and Cthreads

- Methods: When activated, executes and returns
 SC_METHOD(process_name)
- Threads: can be suspended and reactivated
 - wait() -> suspends
 - one sensitivity list event -> activates

```
SC_THREAD(process_name)
```

Cthreads: are activated by the clock pulse
 SC_CTHREAD(process_name, clock value);

Processes

Туре	SC_METHOD	SC_THREAD	SC_CTHREAD
Activates Exec.	Event in sensit. list	Event in sensit. List	Clock pulse
Suspends Exec.	NO	YES	YES
Infinite Loop	NO	YES	YES
suspended/ reactivated by	N/A Has embedded wait()	wait()	wait() wait_until()
Constructor and Sensibility definition	SC_METHOD (call_back); sensitive (signals); sensitive_pos(signals); sensitive_neg(signals);	SC_THREAD (call_back); sensitive(signals); sensitive_pos(signals); sensitive_neg(signals);	SC_CTHREAD (call_back, clock.pos()); SC_CTHREAD (call_back, clock.neg());

Sensitivity List of a Process

- sensitive with the () operator
 Takes a single port or signal as argument
 sensitive(s1); sensitive(s2); sensitive(s3)
- sensitive with the stream notation

 Takes an arbitrary number of arguments

 sensitive << s1 << s2 << s3;
- sensitive_pos with either () or << operator
 Defines sensitivity to positive edge of Boolean signal or clock
 sensitive pos << clk;
- sensitive_neg with either () or << operator
 Defines sensitivity to negative edge of Boolean signal or clock
 sensitive neg << clk;

Multiple Process Example

```
SC MODULE (ram) {
  sc in<int> addr;
  sc in<int> datain;
  sc in<bool> rwb;
  sc out<int> dout;
  int memdata[64];
      // local memory storage
  int i;
  void ramread(); // process-1
  void ramwrite();// process-2
  SC CTOR(ram) {
    SC METHOD (ramread);
    sensitive << addr << rwb;</pre>
    SC METHOD(ramwrite);
    sensitive << addr << datain << rwb;</pre>
    for (i=0; i++; i<64) {
      memdata[i] = 0;
```

Thread Process and wait() function

- wait() may be used in both SC_THREAD and SC_CTHREAD processes but not in SC_METHOD.
- wait() suspends execution of the process until the process is invoked again
- wait(<pos_int>) may be used to wait for a certain number of cycles (SC_CTHREAD only)

In Synchronous process (SC_CTHREAD)

- Statements before the *wait()* are executed in one cycle
- Statements after the *wait()* executed in the next cycle

In Asynchronous process (SC_THREAD)

- Statements before the *wait()* are executed in the last event
- Statements after the *wait()* are executed in the next event

Thread Process and wait() function

```
void do count() {
  while(1) {
    if(reset) {
      value = 0;
    else if (count) {
       value++;
       q.write(value);
    wait(); // wait till next event!
```

Example Code

```
void wait_example:: my_thread_process(void)
      wait(10, SC NS);
      cout << "Now at " << sc_time_stamp() << endl;
      sc_time t_DELAY(2, SC_MS);
      t DELAY *= 2;
      cout << "Delaying " << t_DELAY<< endl;
      wait(t DELAY);
      cout << "Now at " << sc_time_stamp()<< endl;
```

OUTPUT

Thread Example

```
SC MODULE(my module) {
  sc in<bool> id;
  sc in<bool> clock;
  sc in<sc uint<3> > in a;
  sc in<sc uint<3> > in_b;
  sc out<sc uint<3> >
                     out c;
  void my_thread();
  SC CTOR (my module) {
  SC THREAD (my thread) ;
  sensitive << clock.pos();</pre>
```

Thread Implementation

CThread

- Almost identical to SC_THREAD, but implements "clocked threads"
- Sensitive only to one edge of one and only one clock
- It is not triggered if inputs other than the clock change
- Models the behavior of unregistered inputs and registered outputs
- Useful for high level simulations, where the clock is used as the only synchronization device
- Adds *wait_until()* and *watching()* semantics for easy deployment.

Opposite Example

```
SC MODULE (countsub)
  sc in<double> in1;
  sc in<double> in2;
  sc out<double> sum;
  sc out<double> diff;
  sc in<bool>
                  clk;
  void addsub();
  // Constructor:
  SC CTOR (countsub)
// declare addsub as SC METHOD
     SC METHOD (addsub);
     // make it sensitive to
     // positive clock
     sensitive pos << clk;</pre>
```

```
in2 adder subtractor diff
```

```
// addsub method
void countsub::addsub()
{
  double a;
  double b;
  a = in1.read();
  b = in2.read();
  sum.write(a+b);
  diff.write(a-b);
};
```

Clocks


- Special object
- How to create?

```
sc_clock clock_name ( "clock_label", period,
duty_ratio, offset, initial_value );
```

Clock connection

f1.clk(clk_signal); //where f1 is a module

Clock example:



sc_time

```
sc_time data type to measure time. Time is expressed in two parts:
  a numeric magnitude and a time unit e.g. SC_MS, SC_NS,
  SC PS, SC SEC, etc.
sc time t(20, SC NS);
  // var t of type sc_time with value of 20ns
More Examples:
  sc time t PERIOD(5, SC NS);
  sc_time t_TIMEOUT (100, SC_MS);
            t_MEASURE, t_CURRENT, t_LAST_CLOCK;
  sc_time
  t_MEASURE = (t_CURRENT-t_LAST_CLOCK);
  if (t_MEASURE > t_HOLD) { error ("Setup violated") }
```

Time representation in SystemC

Set Time Resolution:

```
sc_set_time_resolution (10, SC_PS);
```

- Any time value smaller than this is rounded off
- default; 1 Peco-Second

```
sc_time t2(3.1416, SC_NS); // t2 gets 3140 PSEC
```

To Control Simulation:

```
sc_start();
sc_stop();
```

To Report Time Information:

```
sc_time_stamp() // returns the current simulation time
```

```
cout << sc_time_stamp( ) << endl ;</pre>
```

```
sc_simulation_time( )
```

Returns a value of type double with the current simulation time in the current default time unit

sc_event

for Simulation to model Concurrency

Event

- Something that happens at a specific point in time.
- Has no value or duration

sc_event:

- A class to model an event
 - Can be triggered and caught.

Important (the source of a few coding errors):

- Events have no duration → you must be watching to catch it
 - If an event occurs, and no processes are waiting to catch it, the event goes unnoticed.

sc_event

You can perform only two actions with an sc event:

- wait for it
 - wait(ev1)
 - SC_THREAD (my_thread_proc);
 - sensitive << ev 1; // or
 - sensitive (ev 1)
- cause it to occurnotify (ev1)

Common misunderstanding:

- if (event1) do_something
 - Events have no value
 - You can test a Boolean that is set by the process that caused an event;
 - However, it is problematic to clear it properly.

notify()

To Trigger an Event:

```
event_name.notify(args);
event_name.notify_delayed(args);
notify(args, event_name);
```

Immediate Notification:

causes processes which are sensitive to the event to be made ready to run in the current evaluate phase of the *current* **delta-cycle**.

Delayed Notification:

causes processes which are sensitive to the event to be made ready to run in the evaluate phase of the *next* delta-cycle.

Timed Notification:

causes processes which are sensitive to the event to be made ready to run at a *specified time* in the future.

notify() Examples

```
sc_event my_event;//event
sc_time t_zero (0, SC_NS); // variable t_zero of type sc_time
sc_time t(10, SC_MS); // variable t of type sc_time
Immediate
  my event.notify();
  notify(my event); // current delta cycle
Delayed
  my event.notify delayed();
  my event.notify(t zero);
  notify(t zero, my event); // next delta cycle
Timed
  my event.notify(t);
  notify(t, my event);
  my_event.notify_delayed(t); // 10 ms delay
```

cancel ()

Cancels pending notifications for an event.

- It is supported for delayed and timed notifications.
- not supported for immediate notifications.

Given:

```
sc_event a, b, c; // events
sc_time t_zero (0,SC_NS); // variable t_zero of type sc_time
sc_time t(10, SC_MS); // variable t of type sc_time
...
a.notify(); // current delta cycle
notify(t_zero, b); // next delta cycle
notify(t, c); // 10 ms delay
```

Cancel of Event Notification:

```
a.cancel(); // Error! Can't cancel immediate notification
b.cancel(); // cancel notification on event b
c.cancel(); // cancel notification on event c
```

```
SC_MODULE(missing_event) {
  SC_CTOR(missing_event) {
     SC_THREAD(B_thread); // ordered
     SC_THREAD(A_thread); // to cause
     SC_THREAD(C_thread); // problems
   void A_thread() {
        a_event.notify(); // immediate!
        cout << "A sent a_event!" << endl;</pre>
   void B_thread() {
        wait(a_event);
        cout << "B got a_event!" << endl;</pre>
   void C_thread() {
        wait(a event);
        cout << "C got a_event!" << endl;</pre>
 sc_event a_event;
```

Problem with events

If wait(a_event) is issued after the immediate notification a_event.notify()
Then B_thread and C_thread can wait for ever.
Unless a_avent is issued again.

Properly Ordered Events

```
SC_MODULE(ordered_events) {
 SC_CTOR(ordered_events) {
 SC_THREAD(B_thread);
 SC_THREAD(A_thread);
 SC_THREAD(C_thread);
  // ordered to cause problems
void A_thread() {
while (true) {
a_event.notify(SC_ZERO_TIME);
cout << "A sent a_event!" << endl;</pre>
wait(c_event);
cout << ''A got c_event!'' << endl;</pre>
} // endwhile
```

```
void B_thread() {
while (true) {
b_event.notify(SC_ZERO_TIME);
cout << ''B sent b_event!'' << endl;</pre>
wait(a event);
cout << "B got a_event!" << endl;</pre>
} // endwhile
void C_thread() {
while (true) {
c_event.notify(SC_ZERO_TIME);
cout << "C sent c_event!" << endl;</pre>
wait(b event);
cout << "C got b_event!" << endl;</pre>
} // endwhile
sc event a event, b event, c event;
```

Time & Execution Interaction


```
Process_A() {
    //@ t<sub>0</sub>
    stmt<sub>A1</sub>;
    stmt<sub>A2</sub>;
    wait(t<sub>1</sub>);
    stmt<sub>A3</sub>;
    stmt<sub>A4</sub>;
    wait(t<sub>2</sub>);a
    stmt<sub>A5</sub>;
    stmt<sub>A6</sub>;
    wait(t<sub>3</sub>);
}
```

```
Process_B() {
    //@ to
    stmtB1;
    stmtB2;
    wait(t1);
    stmtB3;
    stmtB4;
    wait(t2);
    stmtB5;
    stmtB6;
    wait(t3);
}
```

```
Process_C() {
    //@ t<sub>0</sub>
    stmt<sub>C1</sub>;
    stmt<sub>C2</sub>;
    wait(t<sub>1</sub>);
    stmt<sub>C3</sub>;
    stmt<sub>C4</sub>;
    wait(t<sub>2</sub>);
    stmt<sub>C5</sub>;
    stmt<sub>C6</sub>;
    wait(t<sub>3</sub>);
}
```

```
Process_D() {
    //@ t<sub>0</sub>
    stmt<sub>D1</sub>;
    stmt<sub>D2</sub>;
    wait(t<sub>1</sub>);
    stmt<sub>D3</sub>;
    wait(
        sc_ZERO_TIME);
    stmt<sub>D4</sub>;
    wait(t<sub>3</sub>);
}
```

Simulated Execution Activity



wait() and watching()

Legacy SystemC code for Clocked Thread wait(N); // delay N clock edges wait_until (delay_expr); // until expr true @ clock

Same as

```
For (i=0; i!=N; i++)
    wait();    //similar as wait(N)
do wait () while (!expr); // same as
    // wait_until(delay_expr)
```

Previous versions of SystemC also included other constructs to watch signals such as watching(),

Traffic Light Controller

Highway

Normally has a green light.

Sensor:

- A car on the East-West side road triggers the sensor
 - The highway light: green => yellow => red,
 - Side road light: red => green.

SystemC Model:

- Uses two different time delays:
- green to yellow delay >= yellow to red delay
 (to represent the way that a real traffic light works).

Traffic Controller Example

```
// traff.h
#include "systemc.h"
SC MODULE(traff) {
  // input ports
  sc in<bool> roadsensor;
  sc in<bool> clock;
  // output ports
  sc out<bool> NSred;
  sc out<bool> NSyellow;
  sc out<bool> NSgreen;
  sc out<bool> EWred;
  sc out<bool> EWyellow;
  sc out<bool> EWgreen;
  void control lights();
  int i;
```

```
// Constructor
SC_CTOR(traff) {
    SC_THREAD(control_lights);
    // Thread
        sensitive << roadsensor;
        sensitive << clock.pos();
    }
};</pre>
```

Traffic Controller Example

```
// traff.cpp
#include "traff.h"
void traff::control lights() {
 NSred = false;
 NSyellow = false;
 NSgreen = true;
 EWred = true;
 EWyellow = false;
 EWgreen = false;
 while (true) {
   while (roadsensor == false)
       wait();
 NSgreen = false;// road sensor triggered
 NSyellow = true; // set NS to yellow
 NSred = false;
 for (i=0; i<5; i++)
   wait();
 NSgreen = false; // yellow interval over
 NSyellow = false; // set NS to red
 NSred = true; // set EW to green
 EWgreen = true;
 EWyellow = false;
 EWred = false;
  for (i= 0; i<50; i++)
   wait();
```

```
NSgreen = false; // times up for EW green
NSyellow = false; // set EW to yellow
NSred = true:
EWgreen = false;
EWyellow = true;
EWred = false;
for (i=0; i<5; i++)
         // times up for EW yellow
  wait();
NSgreen = true; // set EW to red
NSyellow = false; // set NS to green
NSred = false:
EWgreen = false;
EWyellow = false;
EWred = true;
for (i=0; i<50; i++) // wait one more long
  wait(); // interval before allowing
          // a sensor again
```

References

• System Design with SystemC, by T. Grotker, S. Liao, G. Martin and S. Swan, Kluwer Academic 2002.

- A SystemC Primer, by J. Bhasker Second Edition 2004, 2002 PDF exists.
- SystemC: From the Ground Up, by D.C. Black, J. Donovan, B. Bunton and A. Keist, 2nd edition 2010.