Using the SDRAM Memory on Altera's DE2 Board with VHDL Design

This tutorial explains how the SDRAM chip on Altera's DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder. The discussion is based on the assumption that the reader has access to a DE2 board and is familiar with the material in the tutorial *Introduction to the Altera SOPC Builder Using VHDL Design*.

The screen captures in the tutorial were obtained using the Quartus^{\mathbb{R}} II version 5.1; if other versions of the software are used, some of the images may be slightly different.

Contents: Example Nios II System The SDRAM Interface Using the SOPC Builder to Generate the Nios II System Integration of the Nios II System into the Quartus II Project Using a Phase-Locked Loop The introductory tutorial *Introduction to the Altera SOPC Builder Using VHDL Design* explains how the memory in the Cyclone II FPGA chip can be used in the context of a simple Nios II system. For practical applications it is necessary to have a much larger memory. The Altera DE2 board contains an SDRAM chip that can store 8 Mbytes of data. This memory is organized as 1M x 16 bits x 4 banks. The SDRAM chip requires careful timing control. To provide access to the SDRAM chip, the SOPC Builder implements an *SDRAM Controller* circuit. This circuit generates the signals needed to deal with the SDRAM chip.

1 Example Nios II System

As an illustrative example, we will add the SDRAM to the Nios II system described in the *Introduction to the Altera SOPC Builder Using VHDL Design* tutorial. Figure 1 gives the block diagram of our example system.



Figure 1. Example Nios II system implemented on the DE2 board.

The system realizes a trivial task. Eight toggle switches on the DE2 board, SW7 - 0, are used to turn on or off the eight green LEDs, LEDG7 - 0. The switches are connected to the Nios II system by means of a parallel I/O

interface configured to act as an input port. The LEDs are driven by the signals from another parallel I/O interface configured to act as an output port. To achieve the desired operation, the eight-bit pattern corresponding to the state of the switches has to be sent to the output port to activate the LEDs. This will be done by having the Nios II processor execute an application program. Continuous operation is required, such that as the switches are toggled the lights change accordingly.

The introductory tutorial showed how we can use the SOPC Builder to design the hardware needed to implement this task, assuming that the application program which reads the state of the toggle switches and sets the green LEDs accordingly is loaded into a memory block in the FPGA chip. In this tutorial, we will explain how the SDRAM chip on the DE2 board can be included in the system in Figure 1, so that our application program can be run from the SDRAM rather than from the on-chip memory.

Doing this tutorial, the reader will learn about:

- Using the SOPC Builder to include an SDRAM interface for a Nios II-based system
- Timing issues with respect to the SDRAM on the DE2 board
- Using a phase-locked loop (PLL) to control the clock timing

2 The SDRAM Interface

The SDRAM chip on the DE2 board has the capacity of 64 Mbits (8 Mbytes). It is organized as $1M \times 16$ bits x 4 banks. The signals needed to communicate with this chip are shown in Figure 2. All of the signals, except the clock, can be provided by the SDRAM Controller that can be generated by using the SOPC Builder. The clock signal is provided separately. It has to meet the clock-skew requirements as explained in section 5. Note that some signals are active low, which is denoted by the suffix N.



Figure 2. The SDRAM signals.

3 Using the SOPC Builder to Generate the Nios II System

Our starting point will be the Nios II system discussed in the *Introduction to the Altera SOPC Builder Using VHDL Design* tutorial, which we implemented in a project called *lights*. We specified the system shown in Figure 3.



Figure 3. The Nios II system defined in the introductory tutorial.

If you saved the *lights* project, then open this project in the Quartus II software and then open the SOPC Builder. Otherwise, you need to create and implement the project, as explained in the introductory tutorial, to obtain the system shown in the figure.

To add the SDRAM, in the window of Figure 3 select Avalon Components > Memory > SDRAM Controller and click Add. A window depicted in Figure 4 appears. Set the Data Width parameter to 16 bits and leave the default values for the rest. Since we will not simulate the system in this tutorial, do not select the option Include a functional memory model in the system testbench. Click Finish. Now, in the window of Figure 3, there will be an **sdram_0** module added to the design. Since there is only one SDRAM on the DE2 board, change the name of this module to simply **sdram**. Then, the expanded system is defined as indicated in Figure 5. Observe that the SOPC Builder assigned the base address 0x00800000 to the SDRAM. Leave the addresses of all modules as assigned in the figure and regenerate the system.

🗳 SDRAM Controller - sdram_0 🛛 🛛 🔀				
Presets: (Custom)				
Memory Profile Timing				
Data Width Architecture 16 • Bits Chip Selects: 1 • Banks: 4 •				
Address Widths Row 12 Column 8				
Share Pins via Tristate Bridge				
Generic Memory Model (Simulation Only) Include a functional memory model in the system testbench.				
Memory size: 8 MBytes 4194304 × 16 64 MBits				
Cancel < Prev Next > Finish				

Figure 4. Add the SDRAM Controller.

Extra Utilities Interfaces and Periphe Legacy Components Math Coprocessors Memory	- Tari Boai De	rd: Unspecified Board vice Family: Cyclone II 💙	HardCopy Compatible	Clock clk click to a	External	• MHz I 50.0
Cypress CY7C13 EPCS Serial Flash	lise	Module Name	Description	Input Clock	Base	End 1
Priash Memory (Cc ODT) V416 SRAM On-Chip Memory (SDRAM Controller O AMD 29LV800 Fis		instruction_master data_master itag_debug_module	 Nios II Processor - Alter Master port Master port Slave port On-Chin Memory (RAM or R 	cik	IRQ 0 0x00001000 0x00000000	IRQ 31
O DDR SDRAM Cont O DDR2 SDRAM Cor O IDT71V016 SRAM		Switches UEDs Itag_uart_0 Stram	PIO (Parallel I/O) PIO (Parallel I/O) JTAG UART SDRAM Controller	cik cik cik	0x00001800 0x00001810 0x00001820 0x00001820	0x0000180F 0x0000181F 0x00001827 0x000EFFFFF
All Aurilish La Companyate All Aurilish Companyate Add		ĺ	Move Up	Nove Down		

Figure 5. The expanded Nios II system.

The augmented VHDL entity generated by the SOPC Builder is in the file *nios_system.vhd* in the directory of the project. Figure 6 depicts the portion of the code that defines the port signals for the entity *nios_system*. As in our initial system that we developed in the introductory tutorial, the 8-bit vector that is the input to the parallel port *Switches* is called *in_port_to_the_Switches*. The 8-bit output vector is called *out_port_from_the_LEDs*. The clock and reset signals are called *clk* and *reset_n*, respectively. A new entity, called *sdram*, is included. It involves the signals indicated in Figure 2. For example, the address lines are referred to as the OUT vector *zs_adq_to_and_from_the_sdram[15:0]*. This is a vector of the INOUT type because the data lines are bidirectional.

```
🔤 nios_system.vhd
 2946 library ieee;
 2947 use ieee.std logic 1164.all;
 2948 use ieee.std logic arith.all;
 2949 use ieee.std logic unsigned.all;
 2951 entity nios_system is
              port (
                      - 1) global signals:
                       signal clk : IN STD LOGIC;
                       signal reset_n : IN STD_LOGIC;
                     -- the LEDs
                       signal out_port_from_the_LEDs : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
                     -- the Switches
                       signal in_port_to_the_Switches : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
                      - the sdram
                       signal zs addr from the sdram : OUT STD LOGIC VECTOR (11 DOWNTO D);
                        signal zs_ba_from_the_sdram : OUT STD_LOGIC_VECTOR (1 DOWNTO D);
                       signal zs_cas_n_from_the_sdram : OUT STD_LOGIC;
                       signal zs_cke_from_the_sdram : OUT STD_LOGIC;
                       signal zs_cs_n_from_the_sdram : OUT STD_LOGIC;
                       signal zs_dq_to_and_from_the_sdram : INOUT STD_LOGIC_VECTOR (15 DOWNTO 0);
                       signal zs dqm from the sdram : OUT STD LOGIC VECTOR (1 DOWNTO 0);
                       signal zs ras n from the sdram : OUT STD LOGIC;
                       signal zs_we_n_from_the_sdram : OUT STD_LOGIC
                    1:
 2974 end entity nios system;
< 1111
                                                                                                   >
```

Figure 6. A part of the generated VHDL entity.

4 Integration of the Nios II System into the Quartus II Project

Now, we have to instantiate the expanded Nios II system in the top-level VHDL entity, as we have done in the tutorial *Introduction to the Altera SOPC Builder Using VHDL Design*. The entity is named *lights*, because this is the name of the top-level design entity in our Quartus II project.

A first attempt at creating the new entity is presented in Figure 7. The input and output ports of the entity use the pin names for the 50-MHz clock, *CLOCK_50*, pushbutton switches, *KEY*, toggle switches, *SW*, and green LEDs, *LEDG*, as used in our original design. They also use the pin names *DRAM_CLK*, *DRAM_CKE*, *DRAM_ADDR*, *DRAM_BA_1*, *DRAM_BA_0*, *DRAM_CS_N*, *DRAM_CAS_N*, *DRAM_RAS_N*, *DRAM_WE_N*, *DRAM_DQ*, *DRAM_UDQM*, and *DRAM_LDQM*, which correspond to the SDRAM signals indicated in Figure 2. All of these names are those specified in the DE2 User Manual, which allows us to make the pin assignments by importing them from the file called *DE2_pin_assignments.csv* in the directory *DE2_tutorials\design_files*, which is included on the CD-ROM that accompanies the DE2 board and can also be found on Altera's DE2 web pages.

Observe that the two *Bank Address* signals are treated by the SOPC Builder as a two-bit vector called *zs_ba_from_the_sdram[1:0]*, as seen in Figure 6. However, in the *DE2_pin_assignments.csv* file these signals are given as separate signals *DRAM_BA_1* and *DRAM_BA_0*. Therefore, in our VHDL code, we concatenated these signals as (*DRAM_BA_1 & DRAM_BA_0*) to form a two-bit vector *BA*. Similarly, the vector *zs_dqm_from_the_sdram[1:0]* corresponds to the vector *DQM* which is formed as (*DRAM_UDQM & DRAM_LDQM*).

Finally, note that we tried an obvious approach of using the 50-MHz system clock, *CLOCK_50*, as the clock signal, *DRAM_CLK*, for the SDRAM chip. This is specified by the last assignment statement in the code. This approach leads to a potential timing problem caused by the clock skew on the DE2 board, which can be fixed as explained in section 5.

- -- Inputs: SW7-0 are parallel port inputs to the Nios II system.
- -- CLOCK_50 is the system clock.
- -- KEY0 is the active-low system reset.
- -- Outputs: LEDG7-0 are parallel port outputs from the Nios II system.
- -- SDRAM ports correspond to the signals in Figure 2; their names are those
- -- used in the DE2 User Manual.

LIBRARY ieee;

- USE ieee.std_logic_1164.all;
- USE ieee.std_logic_arith.all;

USE ieee.std_logic_unsigned.all;

ENTITY lights IS

PORT (SW : IN STD_LOGIC_VECTOR(7 DOWNTO 0); KEY : IN STD_LOGIC_VECTOR(0 DOWNTO 0); CLOCK_50 : IN STD_LOGIC; LEDG : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) DRAM_CLK, DRAM_CKE : OUT STD_LOGIC; DRAM_ADDR : OUT STD_LOGIC_VECTOR(11 DOWNTO 0); DRAM_BA_1, DRAM_BA_0 : BUFFER STD_LOGIC; DRAM_CS_N, DRAM_CAS_N, DRAM_RAS_N, DRAM_WE_N : OUT STD_LOGIC; DRAM_DQ : INOUT STD_LOGIC_VECTOR(15 DOWNTO 0); DRAM_UDQM, DRAM_LDQM : BUFFER STD_LOGIC);

END lights;

ARCHITECTURE Structure OF lights IS

COMPONENT nios_system

PORT (clk : IN STD_LOGIC; reset n: IN STD LOGIC; out_port_from_the_LEDs: OUT STD_LOGIC_VECTOR(7 DOWNTO 0); in port to the Switches: IN STD LOGIC VECTOR(7 DOWNTO 0) zs_addr_from_the_sdram : OUT STD_LOGIC_VECTOR(11 DOWNTO 0); zs ba from the sdram: BUFFER STD LOGIC VECTOR(1 DOWNTO 0); zs cas n from the sdram: OUT STD LOGIC; zs cke from the sdram: OUT STD LOGIC: zs cs n from the sdram: OUT STD LOGIC; zs dq to and from the sdram: INOUT STD LOGIC VECTOR(15 DOWNTO 0); zs_dqm_from_the_sdram : BUFFER STD_LOGIC_VECTOR(1 DOWNTO 0); zs_ras_n_from_the_sdram : OUT STD_LOGIC; zs_we_n_from_the_sdram : OUT STD_LOGIC); END COMPONENT: SIGNAL BA : STD_LOGIC_VECTOR(1 DOWNTO 0); SIGNAL DQM : STD_LOGIC_VECTOR(1 DOWNTO 0); BEGIN $BA \leq (DRAM_BA_1 \& DRAM_BA_0);$

DQM <= (DRAM UDQM & DRAM LDQM);

-- Instantiate the Nios II system entity generated by the SOPC Builder.

NiosII: nios_system PORT MAP (CLOCK_50, KEY(0), LEDG, SW,

DRAM_ADDR, BA, DRAM_CAS_N, DRAM_CKE, DRAM_CS_N,

DRAM_DQ, DQM, DRAM_RAS_N, DRAM_WE_N);

 $DRAM_CLK \leq CLOCK_50;$

Figure 7. A first attempt at instantiating the expanded Nios II system.

END Structure;

As an experiment, you can enter the code in Figure 7 into a file called *lights.vhd*. Add this file and all the *.vhd files produced by the SOPC Builder to your Quartus II project. Compile the code and download the design into the Cyclone II FPGA on the DE2 board. Use the application program from the tutorial *Introduction to the Altera SOPC Builder Using VHDL Design*, which is shown in Figure 8.

.include "nios_macros.s" .equ Switches, 0x00001800 .equ LEDs, 0x00001810

GFUNC _start

movia r2, Switches movia r3, LEDs loop: ldbio r4, 0(r2) stbio r4, 0(r3) br loop

BREAK

Figure 8. Assembly language code to control the lights.

Use the Nios II Debug Client, which is described in the tutorial *Nios II Debug Client*, to assemble, download, and run this application program. If successful, the lights on the DE2 board will respond to the operation of the toggle switches.

Due to the clock skew problem mentioned above, the Nios II processor may be unable to properly access the SDRAM chip. A possible indication of this may be given by the Nios II Debug Client, which may display the message depicted in Figure 9. To solve the problem, we have to modify the design as shown in the next section.

Message	$\overline{\mathbf{X}}$				
i	Could not download this SREC - Verification Failed! Possible Causes: 1. Not Enough memory on your Nios II System to contain the SREC file. 2. The locations in your SREC file do not correspond to a memory device. 3. You may need a PLL to access the SDRAM or FLASH memory.				
	Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 Processor is already paused				
	Downloading 00000000 (0%) Downloaded 1KB in 0.0s Verifying 00000000 (0%) Verify failed				
	OK				

Figure 9. An error message.

5 Using a Phase-Locked Loop

The clock skew depends on physical characteristics of the DE2 board. For proper operation of the SDRAM chip, it is necessary that its clock signal, *DRAM_CLK*, leads the Nios II system clock, *CLOCK_50*, by 3 nanoseconds. This can be accomplished by using a *phase-locked loop (PLL)* circuit. There exists a Quartus II Megafunction, called *ALTPLL*, which can be used to generate the desired circuit. The circuit can be created, by using the Quartus II MegaWizard Plug-In Manager, as follows:

1. Select Tools > MegaWizard Plug-In Manager. This leads to the window in Figure 10. Choose the action Create a new custom megafunction variation and click Next.



Figure 10. The MegaWizard.

 In the window in Figure 11, specify that Cyclone II is the device family used and that the circuit should be defined in VHDL. Also, specify that the generated output (VHDL) file should be called *sdram_pll.vhd*. From the list of megafunctions in the left box select I/O > ALTPLL. Click Next.

MegaWizard Plug-In Manager	r [page 2a] 🛛 🔀
Which megafunction would you like to customize? Select a megafunction from the list below	Which device family will you be Cyclone II
	Which type of output file do you want to create? AHDL VHDL Verilog HDL What name do you want for the output file? D:\DE2_sdram_tutorial\sdram_pll.vhd
ALTCLKCTRL ALTCLKCTRL ALTCLKCOCK ALTDDIO_BIDIR ALTDDIO_NN ALTDDIO_OUT ALTDDIO_OUT ALTDQ ALTDQ ALTQS ALTQS ALTQS	Return to this page for another create operation Note: To compile a project successfully in the Quartus II software, your design files must be in the project directory, in the global user libraries specified in the Options dialog box (Tools menu), or a user library specified in the User Libraries page of the Settings dialog box (Assignments menu).
ALTPLL ALTPLL_RECONFIG ALTREMOTE_UPDATE IO/MAX II oscillator Parallel Flash Loader SignalTap II Logic Analyzer	Your current user library directories are:
	Cancel < Back Next > Finish

Figure 11. Select the megafunction and name the output file.

3. In Figure 12, specify that the frequency of the *inclock0* input is 50 MHz. Leave the other parameters as given by default. Click Next to reach the window in Figure 13.

MegaWizard Plug-In Manager - ALTP	LL [page 3 of 9]		
	Able to implement the requested PLL	Jump to page for	: General/Modes 💌
	General	6	Cuolone II
sdram_pll inclk0 areset Operation Mode: Normal Clik Ratio Ph (dg) DC (%) c0 1/1 0.00 50.00	Which device speed grade will you be using? What is the frequency of the inclock0 input? Set up PLL in LVDS mode PLL type Which PLL type will you be using? © Fast PLL	E Data rate:	Any Any 50 MHz Not Available Mbps
	C Enhanced PLL Select the PLL type automatically Deration mode How will the PLL outputs be generated? Use the feedback path inside the PLL		
	In Normal Mode In Source-Synchronous Compensation Mo In Zero Delay Buffer Mode With no compensation	ide	
	C Create an 'Ibin' input for an external feedback Which output clock will be compensated for?	(External Feedbac)	k Mode) 20 💌
	Documentation	ancel < Back	Next > Finish

Figure 12. Define the clock frequency.

MegaWizard Plug-In Manager - AL	TPLL [page 4 of 9]
	Able to implement the requested PLL Jump to page for: Scan/Lock
	Dynamic configuration
sdram_pll	Ureate optional inputs for dynamic recontiguration Optional inputs
inclk0 inclk0 frequency: 50.000 MHz CQ	Create an 'pliena' input to selectively enable the PLL Create an 'areset' input to asynchronously reset the PLL
Clk Ratio Ph (dg) DC (%) oD 1/1 0.00 50.00	Create an 'pfdena' input to selectively enable the phase/freq. detector
Cyclone II	Create 'locked' output Hold 'locked' output Hold 'locked' output low 1048575 cycles after the PLL initializes
	Advanced PLL Parameters Using these parameters is recommended for advanced users only
	 Create output file(s) using the 'Advanced' PLL parameters Configurations with output clock(s) that use cascade counters are not supported
	UocumentationUancel< BackNext >Finish

Figure 13. Remove unnecessary signals.

4. We are interested only in the input signal *inclock0* and the output signal *c0*. Remove the other two signals shown in the block diagram in the figure by de-selecting the optional input areset as well as the locked output, as indicated in the figure. Click Next on this page as well as on page 5, until you reach page 6 which is shown in Figure 14.

MegaWizard Plug-In Manager	- ALTPLL [page 6 of 9]		X
	c0 - Core/External Output Clock Able to implement the requested PLL	Jump to page for: Ef Clock c0	•
	✓ Use this clock		
sdram_pll	Clock Tap Settings	Requested settings Actual settings 50 MHz - 50.000000	
inclk0 inclk0 frequency: 50.000 MHz Operation Mode: Normal Clk Ratio Ph (dg) DC (%) c0 1/1 -54.00 50.00	C Enter output clock parameters: Clock multiplication factor Clock division factor	1	
Cyclone	Clock phase shift	-3 - Ins3.00	
	Clock duty cycle (%)	50.00 ÷	
		Quick Navigation	
	Documentation	Cancel < Back Next > Finis	h

Figure 14. Specify the phase shift.

- 5. The shifted clock signal is called c0. Specify that the output clock frequency is 50 MHz. Also, specify that a phase shift of -3 ns is required, as indicated in the figure. Click Finish, which advances to page 9.
- 6. In the summary window in Figure 15 click Finish to complete the process.

MegaWizard Plug-In Manager	- ALT	PLL [page 9 of 9	9] Summary 🛛 🚺
sdram_pil incik0 frequency: 50.000 MHz Operation Mode: Normal Cik Ratio Ph (dg) DC (%) c0 1/1 -54.00 50.00 Cyclone I	2	When the 'Finish' button is pres create the checked files in the exclude a file by checking or un respectively. The state of chec for the next MegaWizard Plug-I The MegaWizard Plug-In Mana D:\DE2_sdram_tutorial\ File Sdram_pll.vhd sdram_pll.mp sdram_pll.mp sdram_pll.mp sdram_pll_maveforms.html isdram_pll_waveforms.html isdram_pll_wavef,jpg	sed, the MegaWizard Plug-In Manager will following list. You may choose to include or nchecking its corresponding checkbox, kboxes will be remembered n Manager session. ager will create these files in the directory: Description Variation file AHDL Include file VHDL Component declaration file Quartus symbol file Instantiation template file Sample waveforms in summary Sample waveform file(s)
		Documentation	Cancel < Back Next > Finish

Figure 15. The summary page.

The desired PLL circuit is now defined as a VHDL entity in the file *sdram_pll.vhd*, which is placed in the project directory. Add this file to the *lights* project. Figure 16 shows the entity ports, consisting of signals *inclk0* and *c0*.

🐵 sdram_pll.vhd	
38 39 ENTITY sdram_pll IS 40 FORT	^
41 (42 inclkO : IN STD_LOGIC := '0'; 43 cO : OUT STD_LOGIC 44); 45 END sdram_pll;	
46 47 48 ARCHITECTURE SYN OF sdram_pll IS 49	
50 SIGNAL sub_wire0 : STD_LOGIC_VECTOR (5 DOWNTO 0); 51 SIGNAL sub_wire1 : STD_LOGIC ; 52 SIGNAL sub_wire2 : STD_LOGIC ;	~
	2.3

Figure 16. The generated PLL entity.

Next, we have to fix the top-level VHDL entity, given in Figure 7, to include the PLL circuit. The desired code is shown in Figure 17. The PLL circuit connects the shifted clock output *c0* to the pin *DRAM_CLK*.

- -- Implements a simple Nios II system for the DE2 board.
- -- Inputs: SW7-0 are parallel port inputs to the Nios II system.
- CLOCK_50 is the system clock.
- -- KEY0 is the active-low system reset.

-- Outputs: LEDG7-0 are parallel port outputs from the Nios II system.

- -- SDRAM ports correspond to the signals in Figure 2; their names are those
- -- used in the DE2 User Manual.

LIBRARY ieee;

- USE ieee.std_logic_1164.all;
- USE ieee.std_logic_arith.all;

USE ieee.std_logic_unsigned.all;

ENTITY lights IS

PORT (SW : IN STD_LOGIC_VECTOR(7 DOWNTO 0); KEY : IN STD_LOGIC_VECTOR(0 DOWNTO 0); CLOCK_50 : IN STD_LOGIC; LEDG : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) DRAM_CLK, DRAM_CKE : OUT STD_LOGIC; DRAM_ADDR : OUT STD_LOGIC_VECTOR(11 DOWNTO 0); DRAM_BA_1, DRAM_BA_0 : BUFFER STD_LOGIC; DRAM_CS_N, DRAM_CAS_N, DRAM_RAS_N, DRAM_WE_N : OUT STD_LOGIC; DRAM_DQ : INOUT STD_LOGIC_VECTOR(15 DOWNTO 0); DRAM_UDQM, DRAM_LDQM : BUFFER STD_LOGIC);

END lights;

ARCHITECTURE Structure OF lights IS

COMPONENT nios_system PORT (clk : IN STD_LOGIC; reset_n : IN STD_LOGIC; out_port_from_the_LEDs : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); in_port_to_the_Switches : IN STD_LOGIC_VECTOR(7 DOWNTO 0) zs_addr_from_the_sdram : OUT STD_LOGIC_VECTOR(11 DOWNTO 0); zs_ba_from_the_sdram : BUFFER STD_LOGIC_VECTOR(1 DOWNTO 0); zs_cas_n_from_the_sdram : OUT STD_LOGIC; zs_cke_from_the_sdram : OUT STD_LOGIC; zs_cs_n_from_the_sdram : OUT STD_LOGIC; zs_dq_to_and_from_the_sdram : INOUT STD_LOGIC_VECTOR(15 DOWNTO 0); zs_ras_n_from_the_sdram : BUFFER STD_LOGIC_VECTOR(1 DOWNTO 0); zs_we_n_from_the_sdram : OUT STD_LOGIC; zs_we_n_from_the_sdram : OUT STD_LOGIC; zs_we_n_from_the_sdram : OUT STD_LOGIC; zs_we_n_from_the_sdram : OUT STD_LOGIC; zs_we_n_from_the_sdram : OUT STD_LOGIC ; zs_we_n_from_the_sdram : OUT STD_LOGIC ;; }

END COMPONENT;

COMPONENT sdram_pll PORT (inclk0 : IN STD_LOGIC; c0 : OUT STD_LOGIC); END COMPONENT

SIGNAL BA : STD_LOGIC_VECTOR(1 DOWNTO 0); SIGNAL DQM : STD_LOGIC_VECTOR(1 DOWNTO 0);

...continued in Part b

Figure 17. Proper instantiation of the expanded Nios II system (Part a).

BEGIN	
$BA \leq (DRAM_BA_1 \& DRAM_BA_0);$	
$DQM \ll (DRAM_UDQM \& DRAM_LDQM);$	
—— Instantiate the Nios II system entity generated by the SOPC Builder. NiosII: nios_system PORT MAP (CLOCK_50, KEY(0), LEDG, SW, DRAM_ADDR, BA, DRAM_CAS_N, DRAM_CKE, DRAM_CS_ DRAM_DQ, DQM, DRAM_RAS_N, DRAM_WE_N);	_N,

Instantiate the entity sdram_pll (inclk0, c0).
 neg_3ns: sdram_pll PORT MAP (CLOCK_50, DRAM_CLK);

END Structure;

Figure 17. Proper instantiation of the expanded Nios II system (Part *b*).

Compile the code and download the design into the Cyclone II FPGA on the DE2 board. Use the application program in Figure 8 to test the circuit.

Copyright ©2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.