

Ryerson University
Department of Electrical, Computer and Biomedical Engineering
COE 608-Computer Organization and Architecture

Midterm Test

March 7, 2019

Name: _____ Student Number: _____ Sec: _____

Time limit: 2 hours

Examiners: N. Mekhiel

Notes:

- a) Closed book.
- b) No calculators.
- c) Answer all questions in the space provided.

Total Marks= 50

Q1- Assume the following C code :-

```
for(i=0; i<=2000; i++) {  
    int temp;  
    temp= X[i];  
    X[i]=Y[i];  
    Y[i]=temp;  
}
```

Assume that \$S0 has the address of X[0] and \$S1 has the address of Y[0] and i is in \$S2.

1.1-(10 Marks) Write the above code using MIPS instructions.

```
addi $s2, $0, 0 ; i = 0  
addi $s3, $0, 2001 ; S3 = 2001  
Loop: sll $t0, $s2, 2 ; 4 i  
      add $t1, $s0, $t0 ; &X[i]  
      add $t2, $s1, $t0 ; &Y[i]  
      lw $t3, 0($t1) ; t3 = X[i]  
      lw $t4, 0($t2) ; t4 = Y[i]  
      sw $t4, 0($t1) ; X[i] = Y[i]  
      sw $t3, 0($t2) ; Y[i] = X[i]  
      addi $s2, $s2, 1 ; i = i + 1  
      bne $s2, $s3, Loop  
EXIT;
```

Handwritten annotations:
} initialize i (2) (10)
} address of X[i], Y[i] (3)
} SWAP (3)
} inc decision } 2

1.2 (2 Marks) How many instructions are executed during running this code.

$$N = 2001 * (9) + 2 = 18011$$

2

1.3 (3 Marks) Find the performance of above code in MIPS 2 GHz processor, assuming that arithmetic instruction takes 1 cycle, data transfer instruction takes 4 cycles, conditional branch takes 2 cycles and jump takes 1 cycle.

$$T = (2001 * (4 * 1 + 4 * 4 + 1 * 2) + 2 * 1) * 0.5 \mu s$$
$$= 22012 \approx 22 \mu s$$

3

1.4 (5 marks) Find average CPI for the above code

$$CPI = \frac{4 * 1 + 4 * 4 + 1 * 2}{9} = \frac{22}{9} = 2.45$$

5

1.5 (5 Marks) Find performance speed up for above code if data transfer instruction takes 1 cycle using cache

$$T_{new} = (2001 * (4 * 1 + 4 * 1 + 2 * 1) + 2 * 1) * 0.5 \mu s$$
$$= 10 \mu s$$

$$speedup = \frac{22}{10} = 2.2 \text{ Times}$$

5

Name: _____

Section: _____

Q2.2(3 marks) Design a circuit for the ALU to detect if the two inputs are equal then an output Z=1 and specify what operation should be selected




2

3//

Op code = 110 sub duct

1

Q2.3 (5 Marks) Draw a **FLOW CHART** for a 32 bit simple Multiplication Algorithm that uses a 32 bit ALU



5//

1

2

1

1

Name: _____

Section: _____

1 each

Q2.4 (5 Marks) Apply the above algorithm for the following:

Operation ADD OR SHIFT	Product 0 0 0 0 0 0 0 0	Multiplicand 0 1 0 1	Multiplier 0 1 0 1
ADD	0101		
SR	01010000 00101000		010
SR	00010100		01
ADD	0101 01100100		0
SR	00110010		
SR	00011001 -158 + 1		

5/1


Q2.5- (7 Marks) Determine the IEEE754 FP the following number:-

-13.625

$s = 1$

$13 = 1101.101 = 1.101101 \times 2^3$

2 | .625
1 | .250
0 | .50
1 | .00



$E = 127 + 3 + 130$

7/1

MIPS Reference Data



CORE INSTRUCTION SET

NAME	MNE- MON- FOR- IC MAT	OPERATION (in Verilog)	UPC/USE/ FUNCT (Hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	(1) 0/20 _{hex}
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm} (1,3,2)$	8 _{hex}
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm} (2)$	9 _{hex}
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$	0/21 _{hex}
And	and R	$R[rd] = R[rs] \& R[rt]$	0/24 _{hex}
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm} (3)$	4 _{hex}
Branch On Equal	beq I	$(R[rs] == R[rt])$ $PC = PC + 4 + \text{BranchAddr}$	(4) 4 _{hex}
Branch On Not Equal	bne I	$(R[rs] != R[rt])$ $PC = PC + 4 + \text{BranchAddr}$	(4) 5 _{hex}
Jump	j J	$PC = \text{JumpAddr}$	(5) 7 _{hex}
Jump And Link	jal J	$R[31] = PC + 4$; $PC = \text{JumpAddr}$	(5) 3 _{hex}
Jump Register	jr R	$PC = R[rs]$	0/06 _{hex}
Load Byte Unsigned	lb I	$R[rt] = [24:30, M[R[rs]]]$ $\> \text{SignExtImm}(7, 0)$	(2) 0/24 _{hex}
Load Halfword Unsigned	lhu I	$R[rt] = [16:30, M[R[rs]]]$ $\> \text{SignExtImm}(13, 0)$	(2) 0/25 _{hex}
Load Upper Imm.	lui I	$R[rt] = (\text{imm}, 16'b0)$	6 _{hex}
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}] (2)$	0/23 _{hex}
Not	not R	$R[rd] = \sim R[rs] R[rt]$	0/27 _{hex}
Or	or R	$R[rd] = R[rs] R[rt]$	0/25 _{hex}
Or Immediate	ori I	$R[rt] = R[rs] \text{ZeroExtImm} (2)$	4 _{hex}
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/26 _{hex}
Set Less Than Imm.	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) 8 _{hex}
Set Less Than Unsigned	sltu I	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0/28 _{hex}
Shift Left Logical	sll R	$R[rd] = R[rs] \ll \text{shamt}$	0/09 _{hex}
Shift Right Logical	srl R	$R[rd] = R[rs] \gg \text{shamt}$	0/02 _{hex}
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}(7, 0)] =$ $R[rt](7:0)$	(2) 28 _{hex}
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}(15:0)] =$ $R[rt](15:0)$	(2) 29 _{hex}
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 23 _{hex}
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1) 0/24 _{hex}
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$	0/23 _{hex}

- (1) May cause overflow exception
- (2) $\text{SignExtImm} = \{ 16[\text{immediate}[5]], \text{immediate} \}$
- (3) $\text{ZeroExtImm} = \{ 16[\text{imm}], \text{immediate} \}$
- (4) $\text{BranchAddr} = \{ 14[\text{immediate}[13]], \text{immediate}, 2'b0 \}$
- (5) $\text{JumpAddr} = \{ PC[31:26], \text{address}, 2'b0 \}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	func
31	26-25	21-20	16-15	11-10	6-5	0

I	opcode	rs	rt	immediate
31	26-25	21-20	16-15	0

J	opcode	address
31	26-25	0

ARITHMETIC CORE INSTRUCTION SET

NAME	MNE- MON- FOR- IC MAT	OPERATION	UPC/USE/ FUNCT (Hex)
Branch On FP True	bft R	$(FPCond) PC = PC + 4 + \text{BranchAddr} (4)$	11/0/1 _{hex}
Branch On FP False	bfi R	$(!FPCond) PC = PC + 4 + \text{BranchAddr} (4)$	11/0/0 _{hex}
Divide	div R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	0 _{hex} /1a
Divide Unsigned	divu R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	(6) 0 _{hex} /1b
FP Add Single	add.s FR	$F[rd] = F[rs] + F[rt]$	11/10 _{hex} /0
FP Add Double	add.d FR	$F[rd] = F[rs] + F[rt]$	11/11 _{hex} /0
FP Compare Single	cmp.s FR	$FPCond = (F[rs] op F[rt]) ? 1 : 0$	11/10 _{hex} /y
FP Compare Double	cmp.d FR	$FPCond = (F[rs] op F[rt]) ? 1 : 0$	11/11 _{hex} /y
FP Divide Single	div.s FR	$F[rd] = F[rs] / F[rt]$	11/10 _{hex} /1
FP Divide Double	div.d FR	$F[rd] = F[rs] / F[rt]$	11/11 _{hex} /1
FP Multiply Single	mul.s FR	$F[rd] = F[rs] * F[rt]$	11/10 _{hex} /2
FP Multiply Double	mul.d FR	$F[rd] = F[rs] * F[rt]$	11/11 _{hex} /2
FP Subtract Single	sub.s FR	$F[rd] = F[rs] - F[rt]$	11/10 _{hex} /1
FP Subtract Double	sub.d FR	$F[rd] = F[rs] - F[rt]$	11/11 _{hex} /1
Load FP Single	lwsb I	$F[rt] = M[R[rs] + \text{SignExtImm}] (2)$	31 _{hex} /0 _{hex}
Load FP Double	ldd I	$F[rt] = M[R[rs] + \text{SignExtImm}] (2)$	35 _{hex} /0 _{hex}
Move From Hi	mfhi R	$R[rs] = Hi$	0 _{hex} /0 _{hex} /10
Move From Lo	mflo R	$R[rd] = Lo$	0 _{hex} /0 _{hex} /12
Move From Control	mfcr R	$R[rd] = CR[rs]$	16/0 _{hex} /0
Multiply	mult R	$(Hi, Lo) = R[rs] * R[rt]$	0 _{hex} /0 _{hex} /18
Multiply Unsigned	multu R	$(Hi, Lo) = R[rs] * R[rt]$	(6) 0 _{hex} /0 _{hex} /19
Store FP Single	sws I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39 _{hex} /0 _{hex}
Store FP Double	swd I	$M[R[rs] + \text{SignExtImm} + 4] = F[rt]$	(2) 44 _{hex} /0 _{hex}

FLOATING POINT INSTRUCTION FORMATS

FR	opcode	func	rs	rt	rd	immediate
31	26-25	21-20	16-15	11-10	6-5	0

FI	opcode	func	rs	immediate
31	26-25	21-20	16-15	0

PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt R	$(R[rs] < R[rt]) PC = \text{Label}$
Branch Greater Than	bgt R	$(R[rs] > R[rt]) PC = \text{Label}$
Branch Less Than or Equal	bltle R	$(R[rs] <= R[rt]) PC = \text{Label}$
Branch Greater Than or Equal	bgtle R	$(R[rs] >= R[rt]) PC = \text{Label}$
Load Immediate	li I	$R[rd] = \text{immediate}$
Move	move R	$R[rd] = R[rs]$

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
Zero	0	The Constant Value 0	N/A
At	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$k0-\$k1	24-25	Temporaries	No
\$lo-\$hi	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes