

Ryerson University
Department of Electrical and Computer Engineering
COE 608-Computer Organization and Architecture

Midterm Test

APRIL 27, 2016

Name: _____ Student Number: _____ Sec: _____

Time limit: 2 hours 30 min

Examiners: N. Mekhail

Notes:

- a) Closed book.
- b) No calculators.
- c) Answer all questions in the space provided.

Total Marks=80, each=20

Q1-1 Translate the following into C. Assume i is in register \$s2, \$s0 has base address of A[] array, \$s1 has base address of B[] array and register \$s9 has 1000.

```
addi $s2, $0, $0
LOOP: sll $s3, $s2, 2
add $s4, $s0, $s3
add $s5, $s1, $s3
lw $s6, 0($s4)
lw $s7, 0($s5)
add $s8, $s7, $s6
sw $s8, 0($s4)
addi $s2, $s2, 1
beq $s2, $s9, EXIT
j LOOP
```

```
4i
&A[i]
&B[i]
A[i]
B[i]
A[i] ← B[i]
A[i] = A[i] + B[i]
i++
if i == 1000
```

EXIT:

```
for (i=0; i <= 1000; i++) {
    A[i] = A[i] + B[i];
}
```

Name: _____

Section: _____

Q1-2 Find the effective CPI for the above code if arithmetic and logic operations take 1 cycle, data transfer instructions take 3 cycles, and conditional branches take 2 cycles, unconditional branches takes 1 cycle.

$$CPI_{avg} = \frac{\overset{\text{Arithm}}{1 \times 5} + \overset{\text{data}}{3 \times 3} + 1 \times 2 + 1 \times 1}{10} = \frac{5 + 9 + 2 + 1}{10} = 1.7$$

Q1-3 Calculate the performance of the above code if the MIPS processor runs at 1 GHz

$$T = N \times CPI_{avg} \times 1ns$$

$$= 1000 \times 1.7 \times 1ns \times 10 = 17000 ns$$

$$= 17 \mu s$$

Q1-4 Find performance of above code if MIPS uses on chip cache for data transfers that improves it by 3 times but it slows down processor speed to 800 MHz.


$$T = 1000 \times (1 \times 5 + 3 \times 1 + 1 \times 2 + 1 \times 1) \times 1.25 ns$$

$$= 11 \times 1.25 \times 1000 ns = 13.75 \mu s$$

Name: _____

Section: _____

Q2-1 Design a Register File that consists of 16 Registers, each has 16 bits. Register File must have two READ ports, and one WRITE port. Draw a detailed schematic diagram.



Q2-2 Explain how a READ operations from Register 7, and Register 9 can be performed at the same time

$R_S = 0111$, $R_T = 1001$
 $BUS A = (R_7)$
 $BUS B = (R_9)$

Name: _____

Section: _____


Q2-3 Explain how a WRITE operation of 007E HEX to Register 2 is performed

$007E$
 $D E = 0000000001111110$, $R D = 0010$
 $Reg W = 1$

Q3-1 Convert the following decimal to IEEE754 FP format:
 -.5625

$s = 1$, $2^x .5625 = .1001$
 $\begin{array}{r} 1 \ 1 \ 2 \ 5 \ 0 \\ 0 \ 2 \ 5 \ 0 \ 0 \\ 0 \ 5 \ 0 \\ 1 \ 0 \end{array}$ $= 1.001 \times 2^{-1}$
 $E = 126 - 127 = -1$
 $E = 126 = 1111110$
 $S \quad E \quad F$
 $1 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0$

Q3-2 Draw a block diagram (hardware) to implement a multiplier system for 16 bits numbers



Name: _____

Section: _____

Q3-3 Calculate how long it takes for a single multiplication operation in the above system assuming clock speed is = 1 GHz

- 16 operations, each consists of:-
- 1- check LSB of Multiplier
 - 2- ADD / no Add to Product
 - 3- SHIFT RIGHT both product, Multiplier
 - 4- check if 16 operations done

$$= 64 \text{ cycles} \times 1 \text{ ns} = 64 \text{ ns}$$

Q4-1 For the Multicycle Data Path below, find the effective CPI running the code of Q1

- Arithmetic takes 4 cycles F, D, ALU, write
- lw Takes 5 cycles F, D, ALU, Mem, write
- sw Takes 4 cycles F, D, ALU, Mem
- cond branch Takes 3 cycles F, D, ALU
- uncond branch Takes F, D, PC write 3 cycles

$$CPI = \frac{5 \times 4 + 2 \times 5 + 1 \times 4 + 2 \times 3}{10} = 4 \text{ cycles}$$

Q4-2 Find the value of asserted control signals in each cycle when executing the following instruction:

sw \$s8, 0(\$s4)

F: $IOR_D = 0, PCW = 1, MemR = 1, IRWrite = 1$
 $ALUSrcA = 0, ALUSrcB = 1, ALUCntrl = ADD$

D: Imm sign EXT

E: calculate Mem ADDRESS $ALUSrcA = 1, ALUSrcB = 2$
 $ALUCntrl = ADD$

WRITE: MemW = 1, IORD = 1

Name: _____

Section: _____

Q4-3 Identify all types of Hazards in the code of Q1 if it runs in a pipeline data path

RAW {

 1, 2 RAW: sll, add in s3

 1, 3 " " " in s4

 4, 5 lw, add in s6

 5, 6 lw, add in s7

 7, 8 add, sw in s8

 Control: - beq

Q4-4 If the pipeline uses forwarding, identify hazard stalls in Q1 that could not be eliminated by forwarding, then suggest a solution to get rid of stalls

lw s7, 0(s5)

 add s8, s7, s6

 1 cycle stall

 schedule addi in between

 lw s7, 0(s5)

 addi s2, s2, 1

 add s8, s7, s6

Name: _____

Section: _____

IORD

