

**Ryerson University**  
**Department of Electrical and Computer Engineering**  
**COE 608-Computer Organization and Architecture**

Midterm Test

March 6, 2018

Name: \_\_\_\_\_ Student Number: \_\_\_\_\_ Sec:-----

Time limit: 1 hour 50 min

Examiners: N. Mekhiel

**Notes:**

- a) Closed book.
- b) No calculators.
- c) Answer all questions in the space provided.

Total Marks= 40

Q1- Assume the following C code :-

```
for(i=0; i<=2000; i++) {
    X[i] =9*Y[i]+ X[i];
}
```

Assume that \$S0 has the address of X[0] and \$S1 has the address of Y[0] and i is in \$S2.

1.1-(5 Marks) Write the above code using MIPS instructions.

```
addi $S2, $0, 0;      i = 0
addi $S3, $0, 2001;   limit = 2001
```

= 5

each mistake

```
Loop: sll $t4, $S2, 2;      4i
      add $S5, $S4, $S0;    &X[i]
      add $S6, $S4, $S1;    &Y[i]
      lw $t0, 0($S5);       X[i]
      lw $t1, 0($S6);       Y[i]
      mult $t2, $t1, 9;     9*Y[i]
      add $t3, $t2, $t0;    9*Y[i]+X[i]
      sw $t3, 0($S5);       X[i] = 9*Y[i]+X[i]
      addi $S2, $S2, 1;    i++
      slt $t8, $S2, $S3;   i < 2001
      bnz $t8, Loop
```

= 1

1.2 (2 Marks) How many instructions are executed during running this code.

= 2

$$N = 11 \times 2001 + 2 = \underline{\underline{22,003}}$$

Name: \_\_\_\_\_

Section: \_\_\_\_\_

1.3 (3 Marks) Find the performance of above code in MIPS 1 GHz processor assuming that arithmetic instruction takes 1 cycle, data transfer instruction takes 4 cycles, conditional branch takes 2 cycles and jump takes 1.2 cycle.

Data

$$T = ((7 \times 1 + 3 \times 4 + 1 \times 2) \times 2001 + 2 \times 1) \times 1 \text{ ns} = 42023 \text{ ns}$$

$$= 42 \mu\text{s}$$

each mistake = -1

Total = (3)

1.4 (5 Marks) Find performance of the system if using 4 processors and only 80% of above code could run in parallel

$$\frac{8 \times 42}{4} + 12 \times 42 \text{ ns} = 16.8 \mu\text{s}$$

Total = (5)

$$\text{speedup} = \frac{1}{\frac{8}{4} + 1.2} = 2.5 \text{ (3)}$$

$$T = \frac{42}{2.5} = 16.8 \mu\text{s} \text{ (2)}$$

1.5 (5 Marks) Rewrite the code to optimize performance by replacing the multiplication operation 9\*Y[i] with faster instructions

```
addi $2, $0, 0
.
.
Loop: —
```

```

sll t4, t1, 3 ;      8 Y[i]
add t4, t4, t1 ;     9 Y[i] } (5)
.
.
.


```

Name: \_\_\_\_\_

Section: \_\_\_\_\_

Q2.1 (10 Marks) Design a 4 bit ALU that performs the following operations based on op2,op1,op0 as:-

op2	op1	op0	operation
0	0	0	OR
0	0	1	AND
0	1	0	ADD
1	1	0	SUB
1	1	1	SLT




Name: \_\_\_\_\_

Section: \_\_\_\_\_

Q2.2 (5 Marks) Draw a FLOW CHART for a 32 bit simple Multiplication Algorithm that uses a 32 bit ALU

To Total = 5



Q2.3- (5 Marks) Determine the value of the following binary number If it is IEEE754 FP:-

11000011001010000000000000000000

$E = 10000110 = 134$

$S = -ve$

$F = .0101$

$N = -1.0101 \times 2^{134-127} = -1.0101 \times 2^7 = -168$

2